SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP Protection

Multiple intellectual property (IP) protections have emerged to defeat security threats in integrated circuit (IC) supply chain. Among these, logic locking is regarded as a promising IP protection for its security. A state-of-the-art work uses stripped-functionality logic locking (SFLL) technique wi...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2025 62nd ACM/IEEE Design Automation Conference (DAC) s. 1 - 7
Hlavní autoři: Han, Zhaokun, Xing, Daniel, Amberiadis, Kostas, Srivastava, Ankur, Rajendran, Jeyavijayan Jv
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 22.06.2025
Témata:
Encoding
Integrated circuits
Intellectual property
Logic
Logic gates
Protection
Resilience
Scalability
Security
Supply chains
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract Multiple intellectual property (IP) protections have emerged to defeat security threats in integrated circuit (IC) supply chain. Among these, logic locking is regarded as a promising IP protection for its security. A state-of-the-art work uses stripped-functionality logic locking (SFLL) technique with protected input patterns (PIPs) satisfying the distance of at least 2 (Dist2) property, or D2PIPs, for ensuring resilience against both input-output (I/O)-based and structural attacks. However, this approach has research challenges in scalability, flexibility, and security, as stated and discussed in our paper. Our paper solves these challenges by (i) utilizing a satisfiability modulo theories (SMT) solver and (ii) developing a secure circuit encoding scheme. SCONE, our secure logic locking technique, combines the two methods and meets all three challenges simultaneously. Our results show that SCONE improves scalability \mathbf{3 5 0} \times on the IBEX processor (16 K gates) and remains resilient against five I/O or structural attacks. Index Terms-logic locking, encoding scheme, SMT solver.
AbstractList Multiple intellectual property (IP) protections have emerged to defeat security threats in integrated circuit (IC) supply chain. Among these, logic locking is regarded as a promising IP protection for its security. A state-of-the-art work uses stripped-functionality logic locking (SFLL) technique with protected input patterns (PIPs) satisfying the distance of at least 2 (Dist2) property, or D2PIPs, for ensuring resilience against both input-output (I/O)-based and structural attacks. However, this approach has research challenges in scalability, flexibility, and security, as stated and discussed in our paper. Our paper solves these challenges by (i) utilizing a satisfiability modulo theories (SMT) solver and (ii) developing a secure circuit encoding scheme. SCONE, our secure logic locking technique, combines the two methods and meets all three challenges simultaneously. Our results show that SCONE improves scalability \mathbf{3 5 0} \times on the IBEX processor (16 K gates) and remains resilient against five I/O or structural attacks. Index Terms-logic locking, encoding scheme, SMT solver.
Author Xing, Daniel
Rajendran, Jeyavijayan Jv
Srivastava, Ankur
Amberiadis, Kostas
Han, Zhaokun
Author_xml – sequence: 1
  givenname: Zhaokun
  surname: Han
  fullname: Han, Zhaokun
  email: hzhk0618@tamu.edu
  organization: Texas A&M University
– sequence: 2
  givenname: Daniel
  surname: Xing
  fullname: Xing, Daniel
  email: dxing97@umd.edu
  organization: University of Maryland
– sequence: 3
  givenname: Kostas
  surname: Amberiadis
  fullname: Amberiadis, Kostas
  email: kostas.amberiadis@nist.gov
  organization: National Institute of Standards and Technology (NIST)
– sequence: 4
  givenname: Ankur
  surname: Srivastava
  fullname: Srivastava, Ankur
  email: ankurs@umd.edu
  organization: University of Maryland
– sequence: 5
  givenname: Jeyavijayan Jv
  surname: Rajendran
  fullname: Rajendran, Jeyavijayan Jv
  email: jeyavijayan@tamu.edu
  organization: University of Maryland
BookMark eNo1UM1OAjEYrIkeFHkDY74XAPuzu916I-sKJCgkwJl026_QCK3WBaNPL_hzmcnMZOYwV-Q8xICE3DLaZ4yqu4dBVYgyU31OeX60mOAFF2ekq6QqhWA5FTQrL8lhXk2f63sYwCSuvTmiefFhDQs0m-Df9gjL1m_918mbPy1gHrcHTKCDhcons_ct1MFE-5ObDe4QXExQO-eNx9DCSCf7oRPCeAazFFs0rY_hmlw4vX3H7h93yPKxXlSj3mQ6HFeDSU8zqdpeU0ibixyZVYoWLuM5bagWTtlGOtdoe5SoGssZs45bWcisdJSfakoa1YgOufnd9Yi4ek1-p9Pn6v8O8Q14xFoU
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/DAC63849.2025.11132623
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798331503048
EndPage 7
ExternalDocumentID 11132623
Genre orig-research
GroupedDBID 6IE
6IH
CBEJK
RIE
RIO
ID FETCH-LOGICAL-a179t-b67d535e1d9906f4250b0a3f9db7ffbad0b0e9bd211df2d76748f02b67d97c9b3
IEDL.DBID RIE
IngestDate Wed Oct 01 07:05:15 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a179t-b67d535e1d9906f4250b0a3f9db7ffbad0b0e9bd211df2d76748f02b67d97c9b3
PageCount 7
ParticipantIDs ieee_primary_11132623
PublicationCentury 2000
PublicationDate 2025-June-22
PublicationDateYYYYMMDD 2025-06-22
PublicationDate_xml – month: 06
  year: 2025
  text: 2025-June-22
  day: 22
PublicationDecade 2020
PublicationTitle 2025 62nd ACM/IEEE Design Automation Conference (DAC)
PublicationTitleAbbrev DAC
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
Score 2.2954514
Snippet Multiple intellectual property (IP) protections have emerged to defeat security threats in integrated circuit (IC) supply chain. Among these, logic locking is...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Encoding
Integrated circuits
Intellectual property
Logic
Logic gates
Protection
Resilience
Scalability
Security
Supply chains
Title SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP Protection
URI https://ieeexplore.ieee.org/document/11132623
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JSwMxFA62ePCkYsWdHLxOm8ksabyVcYqC1kJb6a1keYEBnZFxWsFfb5K2igcPXkJWEvISXpb3vQ-h68geqYmJaaBiIEEc8zDgmqvAACVChooKT9_2_MBGo_58zscbsLrHwgCANz6Drov6v3xdqaV7Kut5WnSrr1uoxVi6BmttUL8h4b3bQWZXU-zgJzTpbiv_ok3xWmO4_8_-DlDnB3-Hx9-a5RDtQHmEVpPsaZTf4AF2_MjKhso9c-Pp1gsrnjXFS_Hp8iaPUzypnNEzFqXGWVGrZdHgvFSV9uVWVK-A7YEV596HhB0Hdp_4H6IGfD92vTfeSKvsoNkwn2Z3wYY1IRB2czWBTJlOogRCbRVNasWQEElEZLiWzBgptE0Cl9re_LSh2jnz6RtCXTPOFJfRMWqXVQknCAvJEqApM4RLew9LeJ_LMAWtjY5Bh-YUddykLd7WjjEW2_k6-yP_HO050ThLK0ovULupl3CJdtWqKd7rKy_OL1NUorg
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LS8MwGA86BT2pOPFtDl67pVnaLt5G7XC41cE62W3kCQVtpXYT_OtNsk3x4MFLyJOEfAlfHt_v-wFw2zFHaqQJ9gRRyCOE-h6VVHhaYcS4LzBz9G3PwyhNu7MZHa_B6g4Lo5RyxmeqZaPuL1-WYmGfytqOFt3o622wExCC0Qqutcb9-oi273uxWU_EAlBw0NpU_0Wc4vRG_-CfPR6C5g8CD46_dcsR2FLFMVhO4qc0uYM9aBmShQmFfeiG2cYPK5zW-Uv-afMmowxOSmv2DFkhYZxXYpHXMClEKV25EdargubIChPnRcKMA9pv_A9WKTgY295rZ6ZVNMG0n2Txg7fmTfCY2V61x8NIBp1A-dKomtAIIkAcsY6mkkdacyZNUlEuzd1PaiytO5-uRtg2o5GgvHMCGkVZqFMAGY8ChcNII8rNTSygXcr9UEmpJVHS12egaSdt_rZyjTHfzNf5H_k3YO8hGw3nw0H6eAH2rZis3RXGl6BRVwt1BXbFss7fq2sn2i_2b6X_
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2025+62nd+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29&rft.atitle=SCONE%3A+A+Logic+Locking+Technique+Utilizing+SMT+Solver+and+Circuit+Encoding+Scheme+for+Efficient+Hardware+IP+Protection&rft.au=Han%2C+Zhaokun&rft.au=Xing%2C+Daniel&rft.au=Amberiadis%2C+Kostas&rft.au=Srivastava%2C+Ankur&rft.date=2025-06-22&rft.pub=IEEE&rft.spage=1&rft.epage=7&rft_id=info:doi/10.1109%2FDAC63849.2025.11132623&rft.externalDocID=11132623