Parallel Dynamic Partitioning for Datapath Combinational Equivalence Checking

Combinational Equivalence Checking (CEC) is a crucial technique in electronic design automation for verifying the functional equivalence of combinational circuits. Recently, combinational circuit design increasingly incorporates more complex arithmetic structures, commonly known as datapath circuits...

Full description

Bibliographic Details

Published in:	2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors:	Zhou, Shuai, Zhang, Weikang, Zhang, Xindi, Jiang, Zite, You, Haihang, Cai, Shaowei
Format:	Conference Proceeding
Language:	English
Published:	IEEE 22.06.2025
Subjects:	circuit partitioning Circuits Combinational circuits Combinational Equivalence Checking Design automation Dynamic scheduling dynamic task scheduling parallel computing Parallel processing Partitioning algorithms Processor scheduling Resource management Scalability Search problems
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!