PyraNet: A Multi-Layered Hierarchical Dataset for Verilog

Recently, there has been a growing interest in leveraging Large Language Models for Verilog code generation. However, the current quality of the generated Verilog code remains suboptimal. This is largely due to the absence of well-defined, well-organized datasets with high-quality samples, as well a...

Full description

Bibliographic Details

Published in:	2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors:	Nadimi, Bardia, Boutaib, Ghali Omar, Zheng, Hao
Format:	Conference Proceeding
Language:	English
Published:	IEEE 22.06.2025
Subjects:	Accuracy Codes dataset Design automation fine-tuning Hardware design languages Large language models Transformers Verilog
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!