DenSparSA: A Balanced Systolic Array Approach for Dense and Sparse Matrix Multiplication

Numerous studies have proposed hardware architectures to accelerate sparse matrix multiplication, but these approaches often incur substantial area and power overhead, significantly compromising their usage in dense scenarios. On the other hand, systolic arrays deliver high efficiency for dense matr...

Full description

Bibliographic Details

Published in:	2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors:	Wang, Ziheng, Sun, Ruiqi, He, Xin, Ma, Tianrui, Zou, An
Format:	Conference Proceeding
Language:	English
Published:	IEEE 22.06.2025
Subjects:	Acceleration Computational efficiency Computer architecture Distance measurement Hands Hardware Microarchitecture Neural Network Neural networks Sparse matrices Sparsity Switching circuits Systolic arrays
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!