SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits

In recent years, AI-assisted IC design methods have demonstrated great potential, but the availability of circuit design data is extremely limited, especially in the public domain. The lack of circuit data has become the primary bottleneck in developing AI-assisted IC design methods. In this work, w...

Full description

Saved in:
Bibliographic Details
Published in:2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors: Liu, Shang, Wang, Jing, Fang, Wenji, Xie, Zhiyao
Format: Conference Proceeding
Language:English
Published: IEEE 22.06.2025
Subjects:
Circuit synthesis
Design automation
Design methodology
Hardware design languages
Integrated circuit modeling
Logic
Monte Carlo methods
Redundancy
Refining
Synthetic data
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In recent years, AI-assisted IC design methods have demonstrated great potential, but the availability of circuit design data is extremely limited, especially in the public domain. The lack of circuit data has become the primary bottleneck in developing AI-assisted IC design methods. In this work, we make the first attempt, SynCircuit, to generate new synthetic circuits with valid functionalities in the HDL format.SynCircuit automatically generates synthetic data using a framework with three innovative steps: 1) We propose a customized diffusion-based generative model to resolve the Directed Cyclic Graph (DCG) generation task, which has not been well explored in the AI community. 2) To ensure our circuit is valid, we enforce the circuit constraints by refining the initial graph generation outputs. 3) The Monte Carlo tree search (MCTS) method further optimizes the logic redundancy in the generated graph. Experimental results demonstrate that our proposed SynCircuit can generate more realistic synthetic circuits and enhance ML model performance in downstream circuit design tasks.
AbstractList In recent years, AI-assisted IC design methods have demonstrated great potential, but the availability of circuit design data is extremely limited, especially in the public domain. The lack of circuit data has become the primary bottleneck in developing AI-assisted IC design methods. In this work, we make the first attempt, SynCircuit, to generate new synthetic circuits with valid functionalities in the HDL format.SynCircuit automatically generates synthetic data using a framework with three innovative steps: 1) We propose a customized diffusion-based generative model to resolve the Directed Cyclic Graph (DCG) generation task, which has not been well explored in the AI community. 2) To ensure our circuit is valid, we enforce the circuit constraints by refining the initial graph generation outputs. 3) The Monte Carlo tree search (MCTS) method further optimizes the logic redundancy in the generated graph. Experimental results demonstrate that our proposed SynCircuit can generate more realistic synthetic circuits and enhance ML model performance in downstream circuit design tasks.
Author Liu, Shang
Fang, Wenji
Xie, Zhiyao
Wang, Jing
Author_xml – sequence: 1
  givenname: Shang
  surname: Liu
  fullname: Liu, Shang
  email: sliudx@connect.ust.hk
  organization: Hong Kong University of Science and Technology
– sequence: 2
  givenname: Jing
  surname: Wang
  fullname: Wang, Jing
  email: jwangjw@connect.ust.hk
  organization: Hong Kong University of Science and Technology
– sequence: 3
  givenname: Wenji
  surname: Fang
  fullname: Fang, Wenji
  email: wfang838@connect.ust.hk
  organization: Hong Kong University of Science and Technology
– sequence: 4
  givenname: Zhiyao
  surname: Xie
  fullname: Xie, Zhiyao
  email: eezhiyao@ust.hk
  organization: Hong Kong University of Science and Technology
BookMark eNo9T11LwzAUjaAPOvcPRO4f6MxNmjbxbXZzCkVB56vjrr3RwJZKlyH79xacPh3Ox72ccyFOYxdZiGuUE0TpbmbTqtA2dxMllRkk1Kp07kSMXems1miklrk9F--vh1iFvtmHdAvTfeq2lLiFBUfuKYUuQufhib9hyKVPTqGBl2UNx5MdVBRhHmm9YbgLHzCjRBDiv38pzjxtdjw-4ki83c-X1UNWPy8eq2mdEZYuZQpN65XV1q6d96V3ZGRhbNu0Q330hZeItpFtTqgNMcvSGqMGxkXByKxH4ur3b2Dm1VcfttQfVn-z9Q-5kFEb
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/DAC63849.2025.11132799
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798331503048
EndPage 7
ExternalDocumentID 11132799
Genre orig-research
GroupedDBID 6IE
6IH
CBEJK
RIE
RIO
ID FETCH-LOGICAL-a179t-215df28388b9ff7f9a50658dcd2021f6f0118c0d4a135aee0785524a1e66e1ee3
IEDL.DBID RIE
IngestDate Wed Oct 01 07:05:15 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a179t-215df28388b9ff7f9a50658dcd2021f6f0118c0d4a135aee0785524a1e66e1ee3
PageCount 7
ParticipantIDs ieee_primary_11132799
PublicationCentury 2000
PublicationDate 2025-June-22
PublicationDateYYYYMMDD 2025-06-22
PublicationDate_xml – month: 06
  year: 2025
  text: 2025-June-22
  day: 22
PublicationDecade 2020
PublicationTitle 2025 62nd ACM/IEEE Design Automation Conference (DAC)
PublicationTitleAbbrev DAC
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
Score 2.2955236
Snippet In recent years, AI-assisted IC design methods have demonstrated great potential, but the availability of circuit design data is extremely limited, especially...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Circuit synthesis
Design automation
Design methodology
Hardware design languages
Integrated circuit modeling
Logic
Monte Carlo methods
Redundancy
Refining
Synthetic data
Title SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits
URI https://ieeexplore.ieee.org/document/11132799
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwELWgYmACRBHf8sDqtnESJ2YraSuGqqqgoE5Urn1GWRLUJkj8e85uWsTAwBYntiLf2bl3zr07Qu7QIhsRR4pJ3otYlGrOlmADhpbIyqVBB8EH0byOk8kknc_ltCGrey4MAPjgM-i4S_8v35S6dkdlXV8WPZFyn-wnidiQtRrWb9CT3UE_w9UUOfoJjzvbzr_KpnirMTr65_uOSfuHf0enO8tyQvagOCVvz19Flq90nVf3tF9XJWJNMHSTN9qJl5aW4jeLYj9Edbgg6NNsTJsha5qpgg49U4o-5O90oCpF82L3vE1eRsNZ9sia6ghM4SaqGNpqYxEcpOnSnbtaqWIHJ4w2OP3ACus4pbpnIhWEsQJALBDHHFsgBAQA4RlpFWUB54RqYbXLiyqlcQ4eemChwIE8NCkqK9QXpO2Es_jYJMBYbOVy-cf9K3LoVOAiqji_Jq1qVcMNOdCfVb5e3Xq1fQPkyphH
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELagIMEEiCLeeGB12zwbs5W0VRGhqqCgTlSufa6yJKhNkPj3nN20iIGBLU5sRb6zc985990RcosWWYWBLxh3Wz7zI-myGWiHoSXSfKbQQbBBNG9JeziMJhM-qsjqlgsDADb4DBrm0v7LV7kszVFZ05ZFb3O-TXZM6ayKrlXxfp0Wb3Y7Ma4n3xBQ3KCx7v6rcIq1G_2Df77xkNR_GHh0tLEtR2QLsmPy_vKVxelClmlxRztlkSPaBEVXmaONgGmuKX61KPZDXIdLgj6PE1oNWdJYZLRnuVL0Pp3TrigETbPN8zp57ffG8YBV9RGYwG1UMLTWSiM8iKKZOXnVXAQGUCipcPqODrVhlcqW8oXjBQIA0UAQuNiCMAQHwDshtSzP4JRQGWppMqNyroyLhz6YF-JA11MRqsuTZ6RuhDP9WKXAmK7lcv7H_RuyNxg_JdPkYfh4QfaNOkx8leteklqxKOGK7MrPIl0urq0KvwEE75uQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2025+62nd+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29&rft.atitle=SynCircuit%3A+Automated+Generation+of+New+Synthetic+RTL+Circuits+Can+Enable+Big+Data+in+Circuits&rft.au=Liu%2C+Shang&rft.au=Wang%2C+Jing&rft.au=Fang%2C+Wenji&rft.au=Xie%2C+Zhiyao&rft.date=2025-06-22&rft.pub=IEEE&rft.spage=1&rft.epage=7&rft_id=info:doi/10.1109%2FDAC63849.2025.11132799&rft.externalDocID=11132799