Invited: EDA for Heterogeneous Integration

The advent of heterogeneous integration (HI) places new demands on EDA tooling. Building large systems requires (1) methods for chiplet disaggregation that map the system to smaller chiplets, working in conjunction with system-technology co-optimization to determine the right design decisions that o...

Full description

Saved in:
Bibliographic Details
Published in:2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 4
Main Authors: Haque, Emad, Nalla, Pragnya, Sudarshan, Chetan Choppali, Yogi, Divya, Zhang, Hangyu, Chakrabarti, Chaitali, Chhabria, Vidya A., Harjani, Ramesh, Zhang, Jeff, Sapatnekar, Sachin S.
Format: Conference Proceeding
Language:English
Published: IEEE 22.06.2025
Subjects:
Chiplets
Design automation
disaggregation
Heterogeneous integration
Multichip modules
Multiphysics
Physical design
power delivery
Routing
Substrates
Thermal management
Thermomechanical processes
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The advent of heterogeneous integration (HI) places new demands on EDA tooling. Building large systems requires (1) methods for chiplet disaggregation that map the system to smaller chiplets, working in conjunction with system-technology co-optimization to determine the right design decisions that optimize computation and communication, together with the choice of substrate and chiplet technologies; (2) multiphysics and multiscale analyses that incorporate thermomechanical aspects into performance analysis, ranging from fast machine-learningdriven analyses in early stages to signoff-quality multiphysics-based analysis; (3) physical design techniques for placing and routing chiplets and embedded active/passive elements on and within the substrate, including the design of thermal and power delivery solutions; and (4) underlying infrastructure required to facilitate HI-based design, including the design and characterization of chiplet libraries and the establishment of data formats and standards. This paper overviews these issues and lays out a set of EDA needs for HI designs.
DOI:10.1109/DAC63849.2025.11132516