A technology independent block extraction algorithm

Functional block extraction is a useful tool for layout verification of integrated circuits. In particular, it facilitates the network comparison problem by transferring it to a higher level of hierarchy. This paper describes a computer program called BLEX (Block Extractor), which is able to extract...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings of the 21st Design Automation Conference S. 610 - 615
Hauptverfasser: Luellau, F., Hoepken, T., Barke, E.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: Piscataway, NJ, USA IEEE Press 25.06.1984
Schriftenreihe:ACM Conferences
Schlagworte:
General and reference > Cross-computing tools and techniques > Performance
Hardware > Electronic design automation > Physical design (EDA) > Partitioning and floorplanning
Hardware > Hardware validation > Functional verification
Hardware > Hardware validation > Functional verification > Simulation and emulation
Hardware > Very large scale integration design > Application-specific VLSI designs > Application specific processors
Mathematics of computing > Discrete mathematics > Graph theory
ISBN:0818605421, 9780818605420
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Functional block extraction is a useful tool for layout verification of integrated circuits. In particular, it facilitates the network comparison problem by transferring it to a higher level of hierarchy. This paper describes a computer program called BLEX (Block Extractor), which is able to extract any given circuit block, e.g., gates, flip-flops, memory cells, differential amplifiers, Darlington circuits etc., from a SPICE-like network description. The algorithm is fully technology independent. The size of the blocks is not subject to any restrictions. Descriptions of the functional blocks having the same format as the network description are supplied by the user. The circuit to be examined results usually from a preceding circuit extraction. The extractor and BLEX are part of the layout verification system ALAS (ALayout Analysis System).
Bibliographie:SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
ISBN:0818605421
9780818605420
DOI:10.5555/800033.800862