Topology-based optimization of maximal sustainable throughput in a latency-insensitive system

We consider the problem of optimizing the performance of a latency-insensitive system (LIS) where the addition of backpressure has caused throughput degradation. Previous works have addressed the problem of LIS performance in different ways. In particular, the insertion of relay stations and the siz...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	2007 44th ACM/IEEE Design Automation Conference s. 410 - 415
Hlavní autoři:	Collins, Rebecca L., Carloni, Luca P.
Médium:	Konferenční příspěvek
Jazyk:	angličtina
Vydáno:	New York, NY, USA ACM 04.06.2007 IEEE
Edice:	ACM Conferences
Témata:	Buffer storage Clocks Computer science Concurrent computing Degradation Hardware > Electronic design automation > High-level and register-transfer level synthesis Latency-Insensitive Design Performance Analysis. General Terms Algorithms Pipeline processing Relays Theory of computation > Models of computation Throughput Topology Wire latency-insensitive design performance analysis
ISBN:	1595936270, 9781595936271
ISSN:	0738-100X
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!