Extracting ultra-scale Lattice Boltzmann performance via hierarchical and distributed auto-tuning

We are witnessing a rapid evolution of HPC node architectures and on-chip parallelism as power and cooling constraints limit increases in microprocessor clock speeds. In this work, we demonstrate a hierarchical approach towards effectively extracting performance for a variety of emerging multicore-b...

Ausführliche Beschreibung