ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory
Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically executes speculative accesses in the region. Five new instructions are added to demarcate the region, use speculative access...
Saved in:
| Published in: | 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture pp. 39 - 50 |
|---|---|
| Main Authors: | , , , , , , |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
IEEE
01.12.2010
|
| Subjects: | |
| ISBN: | 1424490715, 9781424490714 |
| ISSN: | 1072-4451 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically executes speculative accesses in the region. Five new instructions are added to demarcate the region, use speculative accesses selectively, and control the speculative hardware context. Programmers can use speculative regions to build flexible multi-word atomic primitives with no additional software support by relying on the minimum guarantee of available ASF hardware resources for lock-free programming. Transactional programs with high-level TM language constructs can either be compiled directly to the ASF code or be linked to software TM systems that use ASF to accelerate transactional execution. In this paper we develop an out-of-order hardware design to implement ASF on a future AMD processor and evaluate it with an in-house simulator. The experimental results show that the combined use of the L1 cache and the LS unit is very helpful for the performance robustness of ASF-based lock free data structures, and that the selective use of speculative accesses enables transactional programs to scale with limited ASF hardware resources. |
|---|---|
| AbstractList | Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically executes speculative accesses in the region. Five new instructions are added to demarcate the region, use speculative accesses selectively, and control the speculative hardware context. Programmers can use speculative regions to build flexible multi-word atomic primitives with no additional software support by relying on the minimum guarantee of available ASF hardware resources for lock-free programming. Transactional programs with high-level TM language constructs can either be compiled directly to the ASF code or be linked to software TM systems that use ASF to accelerate transactional execution. In this paper we develop an out-of-order hardware design to implement ASF on a future AMD processor and evaluate it with an in-house simulator. The experimental results show that the combined use of the L1 cache and the LS unit is very helpful for the performance robustness of ASF-based lock free data structures, and that the selective use of speculative accesses enables transactional programs to scale with limited ASF hardware resources. |
| Author | Jaewoong Chung Yen, Luke Grossman, Dan Diestelhorst, Stephan Christie, David Pohlack, Martin Hohmuth, Michael |
| Author_xml | – sequence: 1 surname: Jaewoong Chung fullname: Jaewoong Chung email: jaewoong.chung@amd.com – sequence: 2 givenname: Luke surname: Yen fullname: Yen, Luke email: luke.yen@amd.com – sequence: 3 givenname: Stephan surname: Diestelhorst fullname: Diestelhorst, Stephan email: stephan.diestelhorst@amd.com organization: AMD Corp., Germany – sequence: 4 givenname: Martin surname: Pohlack fullname: Pohlack, Martin email: martin.pohlack@amd.com organization: AMD Corp., Germany – sequence: 5 givenname: Michael surname: Hohmuth fullname: Hohmuth, Michael email: michael.hohmuth@amd.com organization: AMD Corp., Germany – sequence: 6 givenname: David surname: Christie fullname: Christie, David email: david.christie@amd.com – sequence: 7 givenname: Dan surname: Grossman fullname: Grossman, Dan email: djg@cs.washington.edu organization: Univ. of Washington, Seattle, WA, USA |
| BookMark | eNotjkFLw0AUhBesYFt79ORl_0Dqvs1ukvUW0kaLCQVbz-W5eQvRNpHdFOy_b0DnMszHMMyMTbq-I8YeQCwBhHmqN8X7dinFmJW4YTNQUikjUtATNgWRykgpDXdsEcKXGKVlmmo5ZW_5rnzmeb1KFF__DtSFtu-46z2vevsdlZ6Ir3BAvhv82Q5nT4Fj1_C9xy6gHcY2HnlNp95f7tmtw2Ogxb_P2Ue53hevUbV92RR5FSHobIicAusaoni8ARIciDhBzBAgGaGJHVkkyj6BGrCWpGmETEzjJIFoUm3iOXv8222J6PDj2xP6y0EnRmup4iuLOE2e |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/MICRO.2010.40 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Xplore IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EndPage | 50 |
| ExternalDocumentID | 5695524 |
| Genre | orig-research |
| GroupedDBID | -~X 123 29O 6IE 6IF 6IK 6IL 6IN AAJGR AAWTH ADZIZ AFFNX ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IPLJI M43 OCL RIE RIL RNS |
| ID | FETCH-LOGICAL-a158t-f41cfdee3000121f1036aa8a116ee393fecaee8b1ed1cce29d0269df2e10d7593 |
| IEDL.DBID | RIE |
| ISBN | 1424490715 9781424490714 |
| ISSN | 1072-4451 |
| IngestDate | Wed Aug 27 03:19:11 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a158t-f41cfdee3000121f1036aa8a116ee393fecaee8b1ed1cce29d0269df2e10d7593 |
| PageCount | 12 |
| ParticipantIDs | ieee_primary_5695524 |
| PublicationCentury | 2000 |
| PublicationDate | 2010-Dec. |
| PublicationDateYYYYMMDD | 2010-12-01 |
| PublicationDate_xml | – month: 12 year: 2010 text: 2010-Dec. |
| PublicationDecade | 2010 |
| PublicationTitle | 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture |
| PublicationTitleAbbrev | micro |
| PublicationYear | 2010 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000527752 ssj0008695 |
| Score | 2.016921 |
| Snippet | Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 39 |
| SubjectTerms | Context Data structures Hardware lock-free programming Out of order Programming Registers transactional memory x86 architecture |
| Title | ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory |
| URI | https://ieeexplore.ieee.org/document/5695524 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwFG6QePCECsbf6cGjFbqt2-qNCIuJgETQcCNv62tiYoZBMPrf25axefDiretpbdP39r197_sIuQLF0xSVZigEsMAzmDXVImImSlqx9gDA2b29DKLRKJ7N5LhGrsteGER05DO8sUP3L18tsrUtlbVFKIXwgh2yE0XhplerrKd0hBdFopKOikPnuGLQjcesCNe2qcuAQS62Wk_Fc1CJb7bN4p8eN5QvWxD5ZbniMk7S-N-77pNW1bpHx2VSOiA1zA9JY-vdQIur3CQP3UlyS7vDXhjQ_pejsS9yar5g6cBESJYsEWkPVkAnTmB2bVA5hVzRaeUvDm90aHm63y3ynPSnd_esMFZgwEW8YjrgmVaIvqtDcc1NGgOIgfPQTEpfYwaIccpR8SxDTyqD1KTSHvKOioT0j0g9X-R4TKiUIBHijo619fxNQfop-qIT6tAKBWUnpGn3Zv6-0c6YF9ty-vf0GdnzSrrIOambFeIF2c0-V68fy0t34D-IPqQ5 |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwFG4QTfSECsbf9uDRCt3WbfVGhAXDQCJouJFufU1MzDAIRv972zI2D168dT2tbfrevrfvfR9C10LSJAGpCDAmiOdozJooFhAdJY1YuyeEtXt7iYPhMJxO-aiCbopeGACw5DO4NUP7L1_O05UplTWZzxlzvC20bZyz8m6toqLSYk4QsFI8KvSt54rGNw4xMlybti4NBynbqD3lz14pv9nUy396XJO-TEnkl-mKzTlR7X9vu48aZfMeHhVp6QBVIDtEtY17A84vcx312-PoDrcHHd_D3S9LZJ9nWH_D4ljHSBItAHBHLAUeW4nZlcblWGQST0qHcfGGB4ap-91Az1F3ct8jubUCEZSFS6I8mioJ4NpKFFVUJzIhQkGprye5qyAVAGFCQdI0BYdLjdW4VA7QlgwYd49QNZtncIww54KDCFsqVMb1NxHcTcBlLV_5RiooPUF1szez97V6xizfltO_p6_Qbm8yiGfxw7B_hvacgjxyjqp6tXCBdtLP5evH4tIe_g9O26eC |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+43rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture&rft.atitle=ASF%3A+AMD64+Extension+for+Lock-Free+Data+Structures+and+Transactional+Memory&rft.au=Jaewoong+Chung&rft.au=Yen%2C+Luke&rft.au=Diestelhorst%2C+Stephan&rft.au=Pohlack%2C+Martin&rft.date=2010-12-01&rft.pub=IEEE&rft.isbn=9781424490714&rft.issn=1072-4451&rft.spage=39&rft.epage=50&rft_id=info:doi/10.1109%2FMICRO.2010.40&rft.externalDocID=5695524 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1072-4451&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1072-4451&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1072-4451&client=summon |

