MAGELLAN multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs

The paper presents MAGELLAN, a heuristic technique for mapping hierarchical control-dataflow task graph specifications on heterogeneous architecture templates. The architecture can consist of multiple hardware and software processing elements as specified by the user. The objective of the technique...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	9th International Symposium on Hardware/Software Codesign s. 42 - 47
Hlavní autori:	Chatha, Karam S., Vemuri, Ranga
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	New York, NY, USA ACM 25.04.2001 IEEE
Edícia:	ACM Conferences
Predmet:	Communication system control Coprocessors Counting circuits Delay Feedback Partitioning algorithms Pipeline processing Scheduling Software and its engineering > Software creation and management > Designing software Software and its engineering > Software organization and properties > Contextual software domains > Operating systems Software and its engineering > Software organization and properties > Contextual software domains > Operating systems > Communications management System buses Timing
ISBN:	1581133642, 9781581133646
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!