MAGELLAN multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs

The paper presents MAGELLAN, a heuristic technique for mapping hierarchical control-dataflow task graph specifications on heterogeneous architecture templates. The architecture can consist of multiple hardware and software processing elements as specified by the user. The objective of the technique...

Full description

Saved in:

Bibliographic Details
Published in:	9th International Symposium on Hardware/Software Codesign pp. 42 - 47
Main Authors:	Chatha, Karam S., Vemuri, Ranga
Format:	Conference Proceeding
Language:	English
Published:	New York, NY, USA ACM 25.04.2001 IEEE
Series:	ACM Conferences
Subjects:	Communication system control Coprocessors Counting circuits Delay Feedback Partitioning algorithms Pipeline processing Scheduling Software and its engineering > Software creation and management > Designing software Software and its engineering > Software organization and properties > Contextual software domains > Operating systems Software and its engineering > Software organization and properties > Contextual software domains > Operating systems > Communications management System buses Timing
ISBN:	1581133642, 9781581133646
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!