Výsledky vyhľadávania - unified encryption/decryption architecture
-
1
A high performance ST-Box based unified AES encryption/decryption architecture on FPGA
ISSN: 0141-9331, 1872-9436Vydavateľské údaje: Elsevier B.V 01.03.2016Vydané v Microprocessors and microsystems (01.03.2016)“…•A single integrated and symmetric ST-Box structure followed by a single XOR Network is proposed for a unified AES encryptor and decryptor architecture…”
Získať plný text
Journal Article -
2
High Throughput/Gate AES Hardware Architectures Based on Datapath Compression
ISSN: 0018-9340, 1557-9956Vydavateľské údaje: New York IEEE 01.04.2020Vydané v IEEE transactions on computers (01.04.2020)“… To the best of our knowledge, the proposed architecture has the shortest critical path delay and is the most efficient in terms of throughput per area among conventional AES encryption/decryption…”
Získať plný text
Journal Article -
3
High throughput and resource efficient AES encryption/decryption for SANs
ISSN: 2379-447XVydavateľské údaje: IEEE 01.05.2016Vydané v IEEE International Conference on Circuits and Systems (Online) (01.05.2016)“…) and Digital Signal Processing (DSP) slices. We also propose a unified architecture for AES encryption and decryption…”
Získať plný text
Konferenčný príspevok.. Journal Article -
4
Image Encryption and Decryption Using Vigenere Cipher with Compute Unified Device Architecture (CUDA)
ISSN: 2086-4930, 2777-0648Vydavateľské údaje: Universitas Diponegoro 21.06.2023Vydané v Jurnal Masyarakat Informatika (21.06.2023)“…Compute Unified Device Architecture (CUDA) adalah Application Programming Interface (API…”
Získať plný text
Journal Article -
5
An application specific instruction set processor (ASIP) for the niederreiter cryptosystem
Vydavateľské údaje: IEEE 01.03.2018Vydané v 2018 6th International Symposium on Digital Forensic and Security (ISDFS) (01.03.2018)“… In this work, we provide a unified architecture to achieve efficient Niederreiter digital signature and extend it to perform encryption/decryption on reconfigurable hardware…”
Získať plný text
Konferenčný príspevok.. -
6
IMCRYPTO: An In-Memory Computing Fabric for AES Encryption and Decryption
ISSN: 1063-8210, 1557-9999Vydavateľské údaje: New York IEEE 01.05.2022Vydané v IEEE transactions on very large scale integration (VLSI) systems (01.05.2022)“…) encryption and decryption. IMCRYPTO employs a unified structure to implement encryption and decryption in a single-hardware architecture with combined (Inv)SubBytes and (Inv)MixColumns steps…”
Získať plný text
Journal Article -
7
A low-area unified hardware architecture for the AES and the cryptographic hash function Grøstl
ISSN: 0743-7315, 1096-0848Vydavateľské údaje: Elsevier Inc 01.08.2017Vydané v Journal of Parallel and Distributed Computing (01.08.2017)“…) (encryption, decryption, and key expansion) and the cryptographic hash function Grøstl. Our Arithmetic and Logic Unit has only one instruction that allows for implementing AES encryption, AES decryption, AES key expansion…”
Získať plný text
Journal Article -
8
Homomorphic Encryption and Decryption Hardware Design using Shared Arithmetic and Configurable Butterfly Unit
ISSN: 2767-7699Vydavateľské údaje: IEEE 19.01.2025Vydané v International Conference on Electronics, Information and Communications (Online) (19.01.2025)“… Hardware resource optimization is achieved using a unified butterfly architecture and a shared arithmetic in the encryption/decryption process…”
Získať plný text
Konferenčný príspevok.. -
9
SUACC-IoT: secure unified authentication and access control system based on capability for IoT
ISSN: 1386-7857, 1573-7543Vydavateľské údaje: New York Springer US 01.08.2023Vydané v Cluster computing (01.08.2023)“…With the widespread use of Internet of Things (IoT) in various applications and several security vulnerabilities reported in them, the security requirements…”
Získať plný text
Journal Article -
10
A high-speed unified hardware architecture for 128 and 256-bit security levels of AES and the SHA-3 candidate Grøstl
ISSN: 0141-9331, 1872-9436Vydavateľské údaje: Elsevier B.V 01.08.2013Vydané v Microprocessors and microsystems (01.08.2013)“… and encryption/decryption with relatively small penalty in terms of area and speed when compared to the authentication (original Grøstl circuitry) functionality…”
Získať plný text
Journal Article -
11
Password Recovery for RAR Files Using CUDA
ISBN: 0769539297, 9781424454204, 1424454204, 9780769539294Vydavateľské údaje: IEEE 01.12.2009Vydané v 2009 International Conference on Dependable, Autonomic and Secure Computing (01.12.2009)“… Our research focus is on the AES key generation processing, which is the most time consuming stage in the whole RAR encryption/decryption process…”
Získať plný text
Konferenčný príspevok.. -
12
Secure breast cancer imaging: A novel advanced generative model encryption approach
ISSN: 0952-1976Vydavateľské údaje: Elsevier Ltd 01.01.2026Vydané v Engineering applications of artificial intelligence (01.01.2026)“…The proposed work presents a novel Artificial Intelligence (AI) technique, specifically a Cyclic-Generative Adversarial Network (Cyclic GAN)-based encryption…”
Získať plný text
Journal Article -
13
A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO
ISSN: 2190-8508, 2190-8516Vydavateľské údaje: Berlin/Heidelberg Springer-Verlag 01.08.2011Vydané v Journal of cryptographic engineering (01.08.2011)“…We propose a compact coprocessor for the AES (encryption, decryption, and key expansion…”
Získať plný text
Journal Article -
14
A Robust Chaos-Based Technique for Medical Image Encryption
ISSN: 2169-3536, 2169-3536Vydavateľské údaje: Piscataway IEEE 2022Vydané v IEEE access (2022)“…) necessitate important prerequisites, such as secrecy, legitimacy, and integrity. This paper recommends a novel hybrid encryption/decryption scheme that can be applied in e-healthcare, or IoHS, for the protection of medical images…”
Získať plný text
Journal Article -
15
Efficient configurations for block ciphers with unified ENC/DEC paths
Vydavateľské údaje: IEEE 01.05.2017Vydané v 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (01.05.2017)“… Depending on the algebraic structure of a given cipher, there may be multiple ways of constructing the combined encryption/decryption circuit, each targeted at optimizing lightweight design metrics…”
Získať plný text
Konferenčný príspevok.. -
16
Integration of the AES Cryptography Extension into a RISC-V Architecture
ISBN: 9798290934839Vydavateľské údaje: ProQuest Dissertations & Theses 01.01.2025“…). This algorithm contains many rounds of substitution and permutations using a key to ensure secure encryption/decryption…”
Získať plný text
Dissertation -
17
UniStream: A unified stream architecture combining configuration and data processing
ISSN: 1946-147XVydavateľské údaje: Imperial College 01.09.2015Vydané v 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (01.09.2015)“…This paper proposes UniStream, a unified stream architecture based on point-to-point stream channels combining both bitstream configuration and data stream processing…”
Získať plný text
Konferenčný príspevok.. -
18
Analyzing Secure Memory Architecture for GPUs
Vydavateľské údaje: IEEE 01.03.2021Vydané v 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (01.03.2021)“…Wide adoption of cloud computing makes privacy and security a primary concern. Although recent CPUs have integrated secure memory architecture, such support is still missing for GPUs, a key accelerator in data centers…”
Získať plný text
Konferenčný príspevok.. -
19
Low-Delay AES Key Expansion Units Based on DDBT Structure
ISSN: 2079-9292, 2079-9292Vydavateľské údaje: Basel MDPI AG 01.01.2025Vydané v Electronics (Basel) (01.01.2025)“… Based on the proposed design method, a low-delay AES encryption key expansion unit and a low-delay AES encryption/decryption unified key expansion unit are designed in this paper…”
Získať plný text
Journal Article -
20
Enhancing Blowfish file encryption algorithm through parallel computing on GPU
Vydavateľské údaje: IEEE 01.09.2015Vydané v 2015 International Conference on Computer, Communication and Control (IC4) (01.09.2015)“…Parallel computing can provide fast execution of the program as compared to sequential computing. Graphical Processing Unit can be used for parallel computing…”
Získať plný text
Konferenčný príspevok..

