Suchergebnisse - software and _ engineering software notations and tools compilers

  1. 1

    HexT5: Unified Pre-Training for Stripped Binary Code Information Inference von Xiong, Jiaqi, Chen, Guoqiang, Chen, Kejiang, Gao, Han, Cheng, Shaoyin, Zhang, Weiming

    ISSN: 2643-1572
    Veröffentlicht: IEEE 11.09.2023
    “… Decompilation is a widely used process for reverse engineers to significantly enhance code readability by lifting assembly code to a higher-level C-like …”
    Volltext
    Tagungsbericht
  2. 2

    Whose Baseline Compiler is it Anyway? von Titzer, Ben L.

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… Compilers face an intrinsic tradeoff between compilation speed and code quality. The tradeoff is particularly stark in a dynamic setting where JIT compilation time contributes to application runtime …”
    Volltext
    Tagungsbericht
  3. 3

    Speculative Decoding for Verilog: Speed and Quality, All in One von Xu, Changran, Liu, Yi, Zhou, Yunhao, Huang, Shan, Xu, Ningyi, Xu, Qiang

    Veröffentlicht: IEEE 22.06.2025
    “… The rapid advancement of large language models (LLMs) has revolutionized code generation tasks across various programming languages. However, the unique …”
    Volltext
    Tagungsbericht
  4. 4

    Experiences Building an MLIR-Based SYCL Compiler von Tiotto, Ettore, Perez, Victor, Tsang, Whitney, Sommer, Lukas, Oppermann, Julian, Lomuller, Victor, Goli, Mehdi, Brodman, James

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… Similar to other programming models, compilers for SYCL, the open programming model for heterogeneous computing based on C++ …”
    Volltext
    Tagungsbericht
  5. 5

    A System-Level Dynamic Binary Translator Using Automatically-Learned Translation Rules von Jiang, Jinhu, Liang, Chaoyi, Dong, Rongchao, Yang, Zhaohui, Zhou, Zhongjun, Wang, Wenwen, Yew, Pen-Chung, Zhang, Weihua

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… System-level emulators have been used extensively for the design, debugging and evaluation of the system software …”
    Volltext
    Tagungsbericht
  6. 6
  7. 7

    Adora Compiler: End-to-End Optimization for High-Efficiency Dataflow Acceleration and Task Pipelining on CGRAs von Lou, Jiahang, Zhu, Qilong, Dai, Yuan, Zhong, Zewei, Yin, Wenbo, Wang, Lingli

    Veröffentlicht: IEEE 22.06.2025
    “… To fully harness emerging computing architectures, compilers must provide intuitive input handling alongside powerful code optimization to unlock maximum performance …”
    Volltext
    Tagungsbericht
  8. 8

    Representing Data Collections in an SSA Form von McMichen, Tommy, Greiner, Nathan, Zhong, Peter, Sossai, Federico, Patel, Atmn, Campanoni, Simone

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… Compiler research and development has treated computation as the primary driver of performance improvements in C/C++ …”
    Volltext
    Tagungsbericht
  9. 9

    Polygeist: Raising C to Polyhedral MLIR von Moses, William S., Chelini, Lorenzo, Zhao, Ruizhe, Zinenko, Oleksandr

    Veröffentlicht: IEEE 01.09.2021
    “… We present Polygeist, a new compilation flow that connects the MLIR compiler infrastructure to cutting edge polyhedral optimization tools …”
    Volltext
    Tagungsbericht
  10. 10

    mlirSynth: Automatic, Retargetable Program Raising in Multi-Level IR Using Program Synthesis von Brauckmann, Alexander, Polgreen, Elizabeth, Grosser, Tobias, O'Boyle, Michael F. P.

    Veröffentlicht: IEEE 21.10.2023
    “… MLIR is an emerging compiler infrastructure for modern hardware, but existing programs cannot take advantage of MLIR's high-performance compilation if they are described in lower-level general purpose languages …”
    Volltext
    Tagungsbericht
  11. 11

    PyraNet: A Multi-Layered Hierarchical Dataset for Verilog von Nadimi, Bardia, Boutaib, Ghali Omar, Zheng, Hao

    Veröffentlicht: IEEE 22.06.2025
    “… Recently, there has been a growing interest in leveraging Large Language Models for Verilog code generation. However, the current quality of the generated …”
    Volltext
    Tagungsbericht
  12. 12
  13. 13

    PolyTOPS: Reconfigurable and Flexible Polyhedral Scheduler von Consolaro, Gianpietro, Zhang, Zhen, Razanajato, Harenome, Lossing, Nelson, Tchoulak, Nassim, Susungi, Adilla, Araujo Alves, Artur Cesar, Zhang, Renwei, Barthou, Denis, Ancourt, Corinne, Bastoul, Cedric

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… Polyhedral techniques have been widely used for automatic code optimization in low-level compilers and higher-level processes …”
    Volltext
    Tagungsbericht
  14. 14

    Compiler Auto-Tuning via Critical Flag Selection von Zhu, Mingxuan, Hao, Dan

    ISSN: 2643-1572
    Veröffentlicht: IEEE 11.09.2023
    “… Widely used compilers like GCC usually have hundreds of optimizations controlled by optimization flags, which can be enabled or disabled during compilation to improve the runtime performance of a compiled program …”
    Volltext
    Tagungsbericht
  15. 15

    Splitwise: Efficient Generative LLM Inference Using Phase Splitting von Patel, Pratyush, Choukse, Esha, Zhang, Chaojie, Shah, Aashaka, Goiri, Inigo, Maleki, Saeed, Bianchini, Ricardo

    Veröffentlicht: IEEE 29.06.2024
    “… Generative large language model (LLM) applications are growing rapidly, leading to large-scale deployments of expensive and power-hungry GPUs. Our …”
    Volltext
    Tagungsbericht
  16. 16

    Toast: A Heterogeneous Memory Management System von Bailleu, Maurice, Stavrakakis, Dimitrios, Rocha, Rodrigo, Chakraborty, Soham, Garg, Deepak, Bhatotia, Pramod

    Veröffentlicht: ACM 13.10.2024
    “… We implement Toast in the Clang/LLVM compiler framework accompanied by a runtime library, employing software storage capabilities and hardware-based protection mechanisms …”
    Volltext
    Tagungsbericht
  17. 17

    Automatic End-to-End Joint Optimization for Kernel Compilation on DSPs von Zhao, Xiaolei, Chen, Zhaoyun, Shi, Yang, Wen, Mei, Zhang, Chunyun

    Veröffentlicht: IEEE 09.07.2023
    “… Digital signal processors (DSPs) commonly adopt VLIW-SIMD architecture and are extensively applied in most compute-heavy embedded sensing applications. The …”
    Volltext
    Tagungsbericht
  18. 18

    INTERTRANS: Leveraging Transitive Intermediate Translations to Enhance LLM-Based Code Translation von Macedo, Marcos, Tian, Yuan, Nie, Pengyu, Cogo, Filipe R., Adams, Bram

    ISSN: 1558-1225
    Veröffentlicht: IEEE 26.04.2025
    “… Code translation aims to convert a program from one programming language (PL) to another. This long-standing software engineering task is crucial …”
    Volltext
    Tagungsbericht
  19. 19

    Enhancing Performance Through Control-Flow Unmerging and Loop Unrolling on GPUs von Murtovi, Alnis, Georgakoudis, Giorgis, Parasyris, Konstantinos, Liao, Chunhua, Laguna, Ignacio, Steffen, Bernhard

    ISSN: 2643-2838
    Veröffentlicht: IEEE 02.03.2024
    “… Compilers use a wide range of advanced optimizations to improve the quality of the machine code they generate …”
    Volltext
    Tagungsbericht
  20. 20

    Rewire: Advancing CGRA Mapping Through a Consolidated Routing Paradigm von Li, Zhaoying, Wu, Dan, Wijerathne, Dhananjaya, Chen, Dan, Li, Huize, Tan, Cheng, Mitra, Tulika

    Veröffentlicht: IEEE 22.06.2025
    “… Effective compilers play a crucial role in fully realizing its potential. The compiler maps Data Flow Graphs (DFGs …”
    Volltext
    Tagungsbericht