Search Results - parallel field programmable game array implementation

A Highly-Parallel and Scalable Hardware Accelerator for the NTest Othello Game Engine by Popa, Stefan, Petric, Vlad, Ivanovici, Mihai

“… We describe its architecture and Field Programmable Gate Array implementation, measure its performance, and compare it with prior solutions…”
Get full text

Hardware Architectures for Real-Time Medical Imaging by Alcaín, Eduardo, Fernández, Pedro R., Nieto, Rubén, Montemayor, Antonio S., Vilas, Jaime, Galiana-Bordera, Adrian, Martinez-Girones, Pedro Miguel, Prieto-de-la-Lastra, Carmen, Rodriguez-Vila, Borja, Bonet, Marina, Rodriguez-Sanchez, Cristina, Yahyaoui, Imene, Malpica, Norberto, Borromeo, Susana, Machado, Felipe, Torrado-Carvajal, Angel

“…Medical imaging is considered one of the most important advances in the history of medicine and has become an essential part of the diagnosis and treatment of…”
Get full text

Energy Efficient Parallel and Distributed Simulation by Biswas, Aradhya

“… In mobile systems energy consumption directly impacts battery life. This work focuses on understanding and minimizing power and energy consumption in parallel…”
Get full text

The acceleration of 3D graphics transformations based on CUDA by Sura Nawfal, Fakhrulddin Ali

“…PurposeThe purpose of this paper is to achieve the acceleration of 3D object transformation using parallel techniques such as multi-core central processing unit (MC CPU…”
Get full text

A Case Study: Undergraduate Self-Learning in HPC Including OpenMP, MPI, OpenCL, and FPGAs by Jamieson, Peter, Herbordt, Martin, Kinsy, Michel

“…High Performance Computing (HPC) continues to develop and encroach on higher-education in the computing fields…”
Get full text

Accelerating Deep Neuroevolution on Distributed FPGAs for Reinforcement Learning Problems by Asseman, Alexis, Antoine, Nicolas, Ozcan, Ahmet S

“… Combined hardware implementation of the game console, image pre-processing and the neural network in an optimized pipeline, multiplied with the system level parallelism enabled the acceleration…”
Get full text

Designing a collision detection accelerator on a heterogeneous CPU-FPGA platform by Alves, Fredy Augusto M., Jamieson, Peter, da Silva, Lucas B., Ferreira, Ricardo S., Nacif, Jose Augusto M.

“… These types of algorithms are, typically, critical real-time calculations needed for applications such as simulation, tolerance checking, and video games…”
Get full text

Development of Filled Circle Drawing in High-Level Synthesis Oriented Game Programming Library by Yamagata, Yuki, Yamawaki, Akira

“…We are developing a high-level synthesizable software game library to realize high performance and low power mobile terminals executing game applications…”
Get full text

Reconfigurable implementation of elliptic curve crypto algorithms by Bednara, M., Daldrup, M., von zur Gathen, J., Shokrollahi, J., Teich, J.

Get full text

An FPGA implementation of 3D affine transformations by Bensaali, F., Amira, A., Uzun, I.S., Ahmedsaid, A.

“…) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA…”
Get full text

Solving Sudoku in reconfigurable hardware by Skliarova, I., Vallejo, T., Sklyarov, V.

“… (Field-Programmable Gate Array) on an example of Sudoku game. Three different Sudoku solvers have been fully implemented and tested on a low-cost FPGA of Xilinx Spartan-3E family…”
Get full text

A reconfigurable architecture for searching optimal software code to implement block cipher permutation matrices by Kavun, Elif Bilge, Leander, Gregor, Yalcind, Tolga

“… The whole practice turns into a skill game that heavily depends on the personal skills and experience of the programmer…”
Get full text

Towards Comparing Performance of Algorithms in Hardware and Software by Kirkeby, Maja H, Schoeberl, Martin

“…In this paper, we report on a preliminary investigation of the potential performance gain of programs implemented in field-programmable gate arrays (FPGAs…”
Get full text

Modeling memory resources distribution on multicore processors using games on cellular automata lattices by Tsompanas, Michail-Antisthenis I, Sirakoulis, Georgios Ch, Karafyllidis, Ioannis

“… The proposed model uses the basic concepts of game theory applied to cellular automata lattices and the iterated spatial prisoner's dilemma game…”
Get full text

Parallel Brutus: the first distributed, FPGA accelerated chess program by Donninger, C., Kure, A., Lorenz, U.

“… It is now possible to develop fine grained parallel applications without long-lasting chip design cycles…”
Get full text

Acceleration of Multi-agent Simulation on FPGAs by Lintao Cui, Jing Chen, Yu Hu, Jinjun Xiong, Zhe Feng, Lei He

“… In this paper, we propose an FPGA-based framework for massive-scale grid-based MAS. Memory interleaving, parallel tasks partition, and computing pipeline are adopted to improve system throughput…”
Get full text

Population-Based FPGA Solution to Mastermind Game by Ugurdag, H.F., Sahin, Y., Baskirt, O., Dedeoglu, S., Goren, S., Kocak, Y.S.

“…We present a new parallel, adaptable algorithm, which plays Mastermind game, and its FPGA implementation…”
Get full text