Výsledky vyhledávání - algorithms implemented in hardware. General Terms Synthesis*

  1. 1

    Hardware Synthesis of Explicit Model Predictive Controllers Autor Johansen, T.A., Jackson, W., Schreiber, R., Tondel, P.

    ISSN: 1063-6536, 1558-0865
    Vydáno: New York, NY IEEE 01.01.2007
    “… in low-cost embedded control units. In this work, we report hardware synthesis results for this type of PWL control, and show that explicit MPC solutions can be implemented in an application…”
    Získat plný text
    Journal Article
  2. 2

    Regularized level-set-based inverse lithography algorithm for IC mask synthesis Autor Geng, Zhen, Shi, Zheng, Yan, Xiao-lang, Luo, Kai-sheng

    ISSN: 1869-1951, 2095-9184, 1869-196X, 2095-9230
    Vydáno: Berlin/Heidelberg Springer Berlin Heidelberg 01.10.2013
    “…; that is, the topology of its result is usually too complicated to manufacture. We put forward a new algorithm with high pattern fidelity called regularized LSB-ILT implemented in partially coherent illumination (PCI…”
    Získat plný text
    Journal Article
  3. 3

    Circuit Design for k-Coloring Problem and Its Implementation in Any Dimensional Quantum System Autor Saha, Amit, Saha, Debasri, Chakrabarti, Amlan

    ISSN: 2662-995X, 2661-8907
    Vydáno: Singapore Springer Singapore 01.11.2021
    Vydáno v SN computer science (01.11.2021)
    “…With the evolution of quantum computing, researchers nowadays tend to incline to find solutions to NP-complete problems using quantum algorithms to gain asymptotic advantage…”
    Získat plný text
    Journal Article
  4. 4

    Tree-Based Hardware Recursion for Divide-And-Conquer Algorithms Autor Morrison, Braeden

    ISBN: 9798557009447
    Vydáno: ProQuest Dissertations & Theses 01.01.2020
    “…It is well-known that custom hardware accelerators implemented as application-specific integrated circuits (ASICs…”
    Získat plný text
    Dissertation
  5. 5

    The Efficiency of Convolution on Gemmini Deep Learning Hardware Accelerator Autor Gookyi, Dennis Agyemanh Nana, Wilson, Michael, Ahiadormey, Roger Kwao, Asiedu, Derek Kwaku Pobi, Danquah, Paul, Gyaang, Raymond

    ISSN: 2153-0033
    Vydáno: IEEE 20.09.2023
    “… Recently, with the advancement of CMOS technology, the convolution operation in DL algorithms has been accelerated by being delegated to specialized hardware platforms such as Field Programmable Gate Array (FPGA) devices…”
    Získat plný text
    Konferenční příspěvek
  6. 6

    Compiler-Based High-Level Synthesis of Application-Specific Processors on FPGAs Autor Plagwitz, Patrick, Streit, Franz-Josef, Becher, Andreas, Wildermann, Stefan, Teich, Jurgen

    ISSN: 2640-0472
    Vydáno: IEEE 01.12.2019
    “…), still requires comprehensive hardware knowledge and sometimes long design cycles. Modern High-Level Synthesis (HLS…”
    Získat plný text
    Konferenční příspěvek
  7. 7

    A CAD System for Modeling and Simulation of Computer Networks Using Cellular Automata Autor Mardiris, V., Sirakoulis, G.Ch, Mizas, C., Karafyllidis, I., Thanailakis, A.

    ISSN: 1094-6977, 1558-2442
    Vydáno: New-York, NY IEEE 01.03.2008
    “… Algorithms for connectivity evaluation, system reliability evaluation, and shortest path computation in a computer network have also been implemented…”
    Získat plný text
    Journal Article
  8. 8

    Scalable algorithm simplification using quantum AND logic Autor Chu, Ji, He, Xiaoyu, Zhou, Yuxuan, Yuan, Jiahao, Zhang, Libo, Guo, Qihao, Hai, Yongju, Han, Zhikun, Hu, Chang-Kang, Huang, Wenhui, Jia, Hao, Jiao, Dawei, Li, Sai, Liu, Yang, Ni, Zhongchu, Nie, Lifu, Pan, Xianchuang, Qiu, Jiawei, Wei, Weiwei, Nuerbolati, Wuerkaixi, Yang, Zusheng, Zhang, Jiajian, Zhang, Zhida, Zou, Wanjing, Chen, Yuanzhen, Deng, Xiaowei, Deng, Xiuhao, Hu, Ling, Li, Jian, Liu, Song, Lu, Yao, Niu, Jingjing, Tan, Dian, Xu, Yuan, Yan, Tongxing, Zhong, Youpeng, Yan, Fei, Sun, Xiaoming, Yu, Dapeng

    ISSN: 1745-2473, 1745-2481
    Vydáno: London Nature Publishing Group 01.01.2023
    Vydáno v Nature physics (01.01.2023)
    “…Implementing quantum algorithms on realistic devices requires translating high-level global operations into sequences of hardware-native logic gates, a process known as quantum compiling…”
    Získat plný text
    Journal Article
  9. 9

    An Exploration of FPGAs as Accelerators for Graph Analysis Via High-Level Synthesis Autor Silva, Pedro Filipe

    ISBN: 9798835531677
    Vydáno: ProQuest Dissertations & Theses 01.01.2021
    “…) centres, making graph algorithms good candidates for hardware acceleration. Our work focuses on exploring FPGA acceleration of graph algorithms, following the HighLevel Synthesis (HLS) approach…”
    Získat plný text
    Dissertation
  10. 10

    A Template-Based Design Methodology for Graph-Parallel Hardware Accelerators Autor Ayupov, Andrey, Yesil, Serif, Ozdal, Muhammet Mustafa, Kim, Taemin, Burns, Steven, Ozturk, Ozcan

    ISSN: 0278-0070, 1937-4151
    Vydáno: IEEE 01.02.2018
    “… It has been shown that specialized hardware accelerators can achieve much better power and energy efficiency compared to the general purpose CPUs and GPUs…”
    Získat plný text
    Journal Article
  11. 11

    SN-SEC: a secure wireless sensor platform with hardware cryptographic primitives Autor Moh’d, Abidalrahman, Aslam, Nauman, Phillips, William, Robertson, William, Marzi, Hosein

    ISSN: 1617-4909, 1617-4917
    Vydáno: London Springer London 01.06.2013
    Vydáno v Personal and ubiquitous computing (01.06.2013)
    “… In this paper, we scrutinize the security holes in current WSNs platforms and compare the main approaches to implementing their cryptographic primitives in terms of security, time, and energy efficiency…”
    Získat plný text
    Journal Article
  12. 12

    High-performance ECC processor architecture design for IoT security applications Autor Kudithi, Thirumalesu, Sakthivel, R.

    ISSN: 0920-8542, 1573-0484
    Vydáno: New York Springer US 01.01.2019
    Vydáno v The Journal of supercomputing (01.01.2019)
    “… The end nodes in IoT applications demand optimized device performance in terms of reduced power consumption and improved computing speed while not compromising on the security of the connected devices…”
    Získat plný text
    Journal Article
  13. 13

    Method for designing specialized computing systems on the basis of hardware and software cooptimization Autor Tarasov, I. E., Sovietov, P. N., Lulyava, D. V., Duksin, N. A.

    ISSN: 2782-3210, 2500-316X
    Vydáno: MIREA - Russian Technological University 05.06.2025
    Vydáno v Rossijskij tehnologičeskij žurnal (05.06.2025)
    “… At the same time, balancing the pipeline stages during circuit synthesis at the register transfer level does not yet guarantee a balanced topological implementation of such a pipeline in terms…”
    Získat plný text
    Journal Article
  14. 14

    AMP: Authentication of Media via Provenance Autor England, Paul, Malvar, Henrique S, Horvitz, Eric, Stokes, Jack W, Fournet, Cédric, Burke-Aguero, Rebecca, Chamayou, Amaury, Clebsch, Sylvan, Costa, Manuel, Deutscher, John, Erfani, Shabnam, Gaylor, Matt, Jenks, Andrew, Kane, Kevin, Redmiles, Elissa, Shamis, Alex, Sharma, Isha, Wenker, Sam, Zaman, Anika

    ISSN: 2331-8422
    Vydáno: Ithaca Cornell University Library, arXiv.org 20.06.2020
    Vydáno v arXiv.org (20.06.2020)
    “…Advances in graphics and machine learning have led to the general availability of easy-to-use tools for modifying and synthesizing media…”
    Získat plný text
    Paper
  15. 15

    Virtual reconfigurable architecture for evolving combinational logic circuits Autor Wang, Jin, Lee, Chong-Ho

    ISSN: 2095-2899, 2227-5223
    Vydáno: Heidelberg Central South University 01.05.2014
    Vydáno v Journal of Central South University (01.05.2014)
    “…A virtual reconfigurable architecture (VRA)-based evolvable hardware is proposed for automatic synthesis of combinational logic circuits at gate-level…”
    Získat plný text
    Journal Article
  16. 16

    Compilation, synthesis, and simulation of hardware description languages: The compositional models of HDL's Autor Cheng, Szu-Tsung

    ISBN: 9780591991383, 0591991381
    Vydáno: ProQuest Dissertations & Theses 01.01.1998
    “…In this dissertation, we introduce a new hardware design language--V++. The heart of V++ is a new concept in hardware design languages…”
    Získat plný text
    Dissertation
  17. 17

    Implementation of Neurobiological and Various Signal Processing Algorithms Using FPGA Circuits Autor Schäffer, László

    ISBN: 9798381070118
    Vydáno: ProQuest Dissertations & Theses 01.01.2021
    “… FPGA.The dissertation consists of three major parts. The first chapter presents realtime detection and synthesis of neurophysiological signals based on FPGA, the second…”
    Získat plný text
    Dissertation
  18. 18

    Testing DSP cores based on self-test programs Autor Zhao, W., Papachristou, C.

    ISBN: 0818683597, 9780818683596
    Vydáno: Washington, DC, USA IEEE Computer Society 23.02.1998
    “…This paper presents a new method for the testing of the datapath of DSP cores based on self-test program. During the test, random patterns are loaded into the…”
    Získat plný text
    Konferenční příspěvek
  19. 19

    Tradeoff of FPGA Design of a Floating-point Library for Arithmetic Operators Autor Mu`ñoz, Daniel M., Sanchez, Diego F., Llanos, Carlos H., Ayala-Rincón, Mauricio

    ISSN: 1807-1953, 1872-0234
    Vydáno: 21.11.2010
    “… that must be computed in an efficient manner using a high precision and a large dynamic range. Commonly, these applications are implemented on personal computers taking advantage…”
    Získat plný text
    Journal Article
  20. 20