Suchergebnisse - Verilog/VHDL Code Analysis

Innoveda: Innoveda enhances HDLScore code-coverage capabilities; Offers advanced untestable-code filtering capability

“… These include untestable-code filtering; support for mixed Verilog/VHDL design environments and variable or signal coverage …”
Volltext

A Linting tool without a compiler in it von Kumar Das, Aloke

“… The novelty of this approach is that the verilog/vhdl compiler remains outside the linting tool …”
Volltext

Efficient Design and Implementation Method to Reduce NR-based gNB Transmitter Development Time von Jeong, Chan-Bok, Ju, Hyung-Sik, Jeon, Young-Il, Lee, Moon-Sik

“… verification, Verilog/VHDL code generation for gNB transmitter …”
Volltext

Synopsys' Scirocco Chosen by Texas Instruments to Support Their High Performance DSP Verification von Business Editors/High-Tech Writers

“… ) Verilog code coverage analysis tool, DesignWare(R) verification IP, LEDA(R) programmable HDL checker, NanoSim(TM …”
Volltext

Synopsys' VERA Adopted by Transmeta for Verification of Crusoe Family of Microprocessors; Transmeta Improves Verification Efficiency and Expands Usage of OpenVera Language von Business Editors/High-Tech Writers

“… Synopsys provides a complete line of functional verification solutions supporting Verilog, VHDL, mixed-HDL, and mixed-signal complex SoC designs, aimed at achieving the highest functional coverage …”
Volltext

Synopsys and Platform Computing Cooperate to Advance Simulation Server Farm Technology von Business Editors/High-Tech Writers

“… Synopsys, Inc. (Nasdaq:SNPS), the technology leader for complex IC design, and Platform Computing Inc., a global leader in distributed resource management …”
Volltext

A survey on AI-augmented Secure RTL design for hardware trojan prevention von Raj Parikh, Khushi Parikh

“… Once, discrete circuit elements, called components, were heaped up on boards inside steel cages using wire-lead technology in just five short years. Fast …”
Volltext

Cedar Point Utilizes Synopsys' VCS Native Testbench Technology to Speed Time to Market for Safari C(3) VoIP Switch

“… and more. The VCS solution's built- in code and functional coverage engines help ensure more predictable verification closure by enabling engineers to accurately monitor verification progress over time …”
Volltext

TransEDA Introduces Parametric Design Rule Checker; New Tool Facilitates Design for Reuse von Business Editors

“… TransEDA develops and markets Verilog and VHDL design verification solutions that perform code coverage, test suite optimization, parametric design rule checking, circuit activity analysis and state …”
Volltext

Synopsys' VCS Verilog Simulator Delivers Up to 5X Faster Performance von Business Editors/High-Tech Writers

“… Synopsys provides a complete line of functional verification solutions supporting Verilog, VHDL, and mixed-HDL, for complex SoC designs aimed at achieving the highest functional coverage in the shortest amount of time …”
Volltext

System Level Design and Verification Using a Synchronous Language von Berry, Gérard, Kishinevsky, Michael, Singh, Satnam

“… They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL …”
Volltext

Verific Design Automation Wraps Up 2013 With Revenue Increase

“… Verific's Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ …”
Volltext

Assertion based verification using HDVL von Datta, K., Das, P.P.

“… ; design written in HDL (typically Verilog/VHDL) and the verification models-written in HDL or some proprietary verification language …”
Volltext

System level design and verification using a synchronous language von Berry, G., Kishinevsky, M., Singh, S.

“… They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL …”
Volltext

Mentor Graphics Consulting Organization Builds on Verification Expertise through Agreement with TransEDA von Business Editors, High-Tech Writers

“… The leading coverage analysis tool in the industry, VN-Cover supports Verilog, VHDL and dual-language simulation to provide objective feedback on the state of verification with a variety of code …”
Volltext

Implementing a Complex Bus Solution with a Runtime-Defined Instrument Architecture

“… Today, test systems are no longer merely measuring voltage and signals they are increasingly required to exchange and analyze large, complex data sets with the …”
Volltext

Atrenta Announces SpyGlass for VCS; New Option Analyzes Verilog RTL to Optimize Synopsys' VCS Simulator Runtime Performance von Business Editors/High-Tech Writers

“… Its SpyGlass is the first tool that performs detailed structural analysis on register-transfer-level Verilog and VHDL code in order to check for complex problems, which include coding styles, RTL …”
Volltext

Atrenta Adds New CFO and VP Of Engineering; Additions Position Company for Growth von Business Editors

“… Its SpyGlass software is the first tool that performs detailed structural analysis on register-transfer-level Verilog and VHDL code in order to check for complex problems, which include coding styles …”
Volltext

Atrenta Opens Office in France, Appoints New European Sales Director; Expands Presence in Europe von Business Editors/High-Tech Writers

“… Its award-winning SpyGlass software is the first tool that performs detailed structural analysis on register-transfer-level Verilog and VHDL code in order to check for complex problems, which include …”
Volltext

Atrenta and Xilinx Partner to Deliver Predictive Analysis for Virtex Platform FPGAs von Business Editors/High-Tech Writers

“… Its SpyGlass is the first tool that performs detailed structural analysis on register-transfer-level Verilog and VHDL code in order to check for complex problems, which include coding styles, RTL …”
Volltext