Search Results - Theory of computation-Design and analysis of algorithms

Refine Results
  1. 1

    Late Breaking Results: An Efficient and Scalable Track Assignment with GPU Parallelism by Liu, Genggeng, Huang, Pengcheng, Li, Zepeng, Liu, Wen-Hao, Huang, Xing, Guo, Wenzhong

    Published: IEEE 22.06.2025
    “… Based on the independence and divisibility of track assignment, we propose a GPU-accelerated parallel track assignment algorithm…”
    Get full text
    Conference Proceeding
  2. 2

    DS-GL: Advancing Graph Learning via Harnessing Nature's Power within Scalable Dynamical Systems by Song, Ruibing, Wu, Chunshu, Liu, Chuan, Li, Ang, Huang, Michael, Geng, Tony Tong

    Published: IEEE 29.06.2024
    “…With the rapid digitization of the world, an increasing number of real-world applications are turning to non-Euclidean data, modeled as graphs. Due to their…”
    Get full text
    Conference Proceeding
  3. 3

    Invited: Algorithms and Architectures for Accelerating Long Read Sequence Analysis by Gamaarachchi, Hasindu, Liyanage, Kisaru, Parameswaran, Sri

    Published: IEEE 09.07.2023
    “…; and three, novel algorithms and domain-specific architectures for rapid in situ analysis of third-generation sequencing data…”
    Get full text
    Conference Proceeding
  4. 4

    Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm by Pazzaglia, Paolo, Casini, Daniel, Biondi, Alessandro, Natale, Marco Di

    Published: IEEE 05.12.2021
    “…The Logical Execution Time (LET) paradigm is increasingly used to achieve predictable communications in modern multicore automotive applications. Direct Memory…”
    Get full text
    Conference Proceeding
  5. 5

    Skywalker: Efficient Alias-Method-Based Graph Sampling and Random Walk on GPUs by Wang, Pengyu, Li, Chao, Wang, Jing, Wang, Taolei, Zhang, Lu, Leng, Jingwen, Chen, Quan, Guo, Minyi

    Published: IEEE 01.09.2021
    “…Graph sampling and random walk operations, capturing the structural properties of graphs, are playing an important role today as we cannot directly adopt computing-intensive algorithms on large-scale graphs…”
    Get full text
    Conference Proceeding
  6. 6

    BlasPart: A Deterministic Parallel Partitioner for Balanced Large-Scale Hypergraph Partitioning by Tong, Shengbo, Pei, Chunyan, Yu, Wenjian

    Published: IEEE 22.06.2025
    “… Thus, fast and high-quality deterministic partitioning algorithms are largely in demand…”
    Get full text
    Conference Proceeding
  7. 7

    PertNAS: Architectural Perturbations for Memory-Efficient Neural Architecture Search by Ahmad, Afzal, Xie, Zhiyao, Zhang, Wei

    Published: IEEE 09.07.2023
    “… This leads to GPU-memory bottlenecks that hamper the algorithm's scalability. To resolve these bottlenecks, we propose a perturbations-based evolutionary approach…”
    Get full text
    Conference Proceeding
  8. 8

    BLESS: Bandwidth and Locality Enhanced SMEM Seeding Acceleration for DNA Sequencing by Han, Seunghee, Moon, Seungjae, Suh, Teokkyu, Heo, JaeHoon, Kim, Joo-Young

    Published: IEEE 29.06.2024
    “… The seeding process, which aims to find locations of super-maximal exact matches (SMEM) between the DNA samples and reference genome for comparative analysis, has emerged as a major bottleneck due to its memory-intensive characteristics…”
    Get full text
    Conference Proceeding
  9. 9

    ParGNN: A Scalable Graph Neural Network Training Framework on multi-GPUs by Gu, Junyu, Li, Shunde, Cao, Rongqiang, Wang, Jue, Wang, Zijian, Liang, Zhiqiang, Liu, Fang, Li, Shigang, Zhou, Chunbao, Wang, Yangang, Chi, Xuebin

    Published: IEEE 22.06.2025
    “… over-partition to alleviate load imbalance. Based on the over-partition results, we present a subgraph pipeline algorithm to overlap communication and computation while maintaining the accuracy of GNN training…”
    Get full text
    Conference Proceeding
  10. 10

    A Universal Method for Task Allocation on FP-FPS Multiprocessor Systems with Spin Locks by Zhao, Shuai, Chen, Nan, Fang, Yinjie, Li, Zhao, Chang, Wanli

    Published: IEEE 09.07.2023
    “… Unfortunately, these existing methods either are tailored for specific scheduling and analysis approaches, or introduce runtime overhead that undermines their applicability…”
    Get full text
    Conference Proceeding
  11. 11

    GARL: Genetic Algorithm-Augmented Reinforcement Learning to Detect Violations in Marker-Based Autonomous Landing Systems by Liang, Linfeng, Deng, Yao, Morton, Kye, Kallinen, Valtteri, James, Alice, Seth, Avishkar, Kuantama, Endrowednes, Mukhopadhyay, Subhas, Han, Richard, Zheng, Xi

    ISSN: 1558-1225
    Published: IEEE 26.04.2025
    “… To address these issues, we introduce GARL, a framework combining a genetic algorithm (GA) and reinforcement learning (RL…”
    Get full text
    Conference Proceeding
  12. 12

    Parallelizing Maximal Clique Enumeration on GPUs by Almasri, Mohammad, Chang, Yen-Hsiang, Hajj, Izzat El, Nagi, Rakesh, Xiong, Jinjun, Hwu, Wen-mei

    Published: IEEE 21.10.2023
    “…We present a GPU solution for exact maximal clique enumeration (MCE) that performs a search tree traversal following the Bron-Kerbosch algorithm…”
    Get full text
    Conference Proceeding
  13. 13

    SumPA: Efficient Pattern-Centric Graph Mining with Pattern Abstraction by Gui, Chuangyi, Liao, Xiaofei, Zheng, Long, Yao, Pengcheng, Wang, Qinggang, Jin, Hai

    Published: IEEE 01.09.2021
    “…Graph mining aims to explore interesting structural information of a graph. Pattern-centric systems typically transform a generic-purpose graph mining problem…”
    Get full text
    Conference Proceeding
  14. 14

    ACGraph: Accelerating Streaming Graph Processing via Dependence Hierarchy by Jiang, Zihan, Mao, Fubing, Guo, Yapu, Liu, Xu, Liu, Haikun, Liao, Xiaofei, Jin, Hai, Zhang, Wei

    Published: IEEE 09.07.2023
    “… To address this issue, we propose ACGraph, a novel streaming graph processing approach for monotonic graph algorithms…”
    Get full text
    Conference Proceeding
  15. 15

    Placement Tomography-Based Routing Blockage Generation for DRV Hotspot Mitigation by Kahng, Andrew B., Kundu, Sayak, Yoon, Dooseok

    ISSN: 1558-2434
    Published: ACM 27.10.2024
    “…A fundamental goal in modern physical design is for the post-route layout to have a fixable number of remaining design rule violations (DRVs). We study how to…”
    Get full text
    Conference Proceeding
  16. 16

    InnerSP: A Memory Efficient Sparse Matrix Multiplication Accelerator with Locality-Aware Inner Product Processing by Baek, Daehyeon, Hwang, Soojin, Heo, Taekyung, Kim, Daehoon, Huh, Jaehyuk

    Published: IEEE 01.09.2021
    “…Sparse matrix multiplication is one of the key computational kernels in large-scale data analytics. However, a naive implementation suffers from the overheads…”
    Get full text
    Conference Proceeding
  17. 17

    Asynchronous Distributed-Memory Parallel Algorithms for Influence Maximization by Singhal, Shubhendra Pal, Hati, Souvadra, Young, Jeffrey, Sarkar, Vivek, Hayashi, Akihiro, Vuduc, Richard

    Published: IEEE 17.11.2024
    “… We propose distributed-memory parallel algorithms for the two main kernels of a state-of-the-art implementation of one IM algorithm, influence maximization via martingales (IMM…”
    Get full text
    Conference Proceeding
  18. 18

    BLOwing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory by Hakert, Christian, Khan, Asif Ali, Chen, Kuan-Hsun, Hameed, Fazal, Castrillon, Jeronimo, Chen, Jian-Jia

    Published: IEEE 05.12.2021
    “…Modern distributed low power systems tend to integrate machine learning algorithms, which are directly executed on the distributed devices (on the edge…”
    Get full text
    Conference Proceeding
  19. 19

    NEO-DNND: Communication-Optimized Distributed Nearest Neighbor Graph Construction by Iwabuchi, Keita, Steil, Trevor, Priest, Benjamin W., Pearce, Roger, Sanders, Geoffrey

    Published: IEEE 17.11.2024
    “…Graph-based approximate nearest neighbor algorithms have shown high neighbor structure representation quality…”
    Get full text
    Conference Proceeding
  20. 20

    pSyncPIM: Partially Synchronous Execution of Sparse Matrix Operations for All-Bank PIM Architectures by Baek, Daehyeon, Hwang, Soojin, Huh, Jaehyuk

    Published: IEEE 29.06.2024
    “…Recent commercial incarnations of processing-in-memory (PIM) maintain the standard DRAM interface and employ the all-bank mode execution to maximize bank-level…”
    Get full text
    Conference Proceeding