Search Results - IEEE International Conference on Algorithms and Architectures for Parallel Processing*

Refine Results
  1. 1
  2. 2

    Proceedings fifth International Conference on algorithms and architectures for parallel processing by IEEE International Conference on Algorithms and Architectures for Parallel Processing, Zhou, Wanlei

    ISBN: 0769515126, 9780769515144, 0769515134, 9780769515137, 0769515142, 9780769515120
    Published: Los Alamitos ; Tokyo IEEE Computer Society 2002
    Get full text
    Book
  3. 3
  4. 4
  5. 5
  6. 6
  7. 7

    Algorithms and architectures for parallel processing: 1997 3rd international conference, Melbourne, Australia, December 10-12 1997 by Goscinski, Andrzej, Zhou, Wanlei, Hobbs, Michael

    ISBN: 0780342291, 9780780342293
    Published: World Scientific Publishing Co. Pte. Ltd 1997
    “…This volume of proceedings describes the lower costs and higher degrees of integration of chip architecture which allow parallel processing…”
    Get full text
    eBook
  8. 8

    Accelerating Graph Convolutional Networks Using Crossbar-based Processing-In-Memory Architectures by Huang, Yu, Zheng, Long, Yao, Pengcheng, Wang, Qinggang, Liao, Xiaofei, Jin, Hai, Xue, Jingling

    ISSN: 2378-203X
    Published: IEEE 01.04.2022
    “… efficiency.In this paper, we present a new GCN accelerator, RE-FLIP, with three key innovations in terms of architecture design, algorithm mappings, and practical implementations…”
    Get full text
    Conference Proceeding
  9. 9

    InnerSP: A Memory Efficient Sparse Matrix Multiplication Accelerator with Locality-Aware Inner Product Processing by Baek, Daehyeon, Hwang, Soojin, Heo, Taekyung, Kim, Daehoon, Huh, Jaehyuk

    Published: IEEE 01.09.2021
    “… To mitigate the memory access overheads, recent accelerator designs advocated the outer product processing which minimizes input accesses but generates intermediate products to be merged to the final output matrix…”
    Get full text
    Conference Proceeding
  10. 10

    PolyGraph: Exposing the Value of Flexibility for Graph Processing Accelerators by Dadu, Vidushi, Liu, Sihao, Nowatzki, Tony

    ISSN: 2575-713X
    Published: IEEE 01.06.2021
    “… First, we identify a taxonomy of key algorithm variants. Then we develop a template architecture (PolyGraph…”
    Get full text
    Conference Proceeding
  11. 11

    Splitwise: Efficient Generative LLM Inference Using Phase Splitting by Patel, Pratyush, Choukse, Esha, Zhang, Chaojie, Shah, Aashaka, Goiri, Inigo, Maleki, Saeed, Bianchini, Ricardo

    Published: IEEE 29.06.2024
    “…Generative large language model (LLM) applications are growing rapidly, leading to large-scale deployments of expensive and power-hungry GPUs. Our…”
    Get full text
    Conference Proceeding
  12. 12

    Neural Speech Phase Prediction Based on Parallel Estimation Architecture and Anti-Wrapping Losses by Ai, Yang, Ling, Zhen-Hua

    ISSN: 2379-190X
    Published: IEEE 04.06.2023
    “… The proposed model is a cascade of a residual convolutional network and a parallel estimation architecture…”
    Get full text
    Conference Proceeding
  13. 13
  14. 14

    A scalable processing-in-memory accelerator for parallel graph processing by Ahn, Junwhan, Hong, Sungpack, Yoo, Sungjoo, Mutlu, Onur, Choi, Kiyoung

    ISSN: 1063-6897
    Published: IEEE 01.06.2015
    “…The explosion of digital data and the ever-growing need for fast data analysis have made in-memory big-data processing in computer systems increasingly important…”
    Get full text
    Conference Proceeding
  15. 15

    DUAL: Acceleration of Clustering Algorithms using Digital-based Processing In-Memory by Imani, Mohsen, Pampana, Saikishan, Gupta, Saransh, Zhou, Minxuan, Kim, Yeseong, Rosing, Tajana

    Published: IEEE 01.10.2020
    “…Today's applications generate a large amount of data that need to be processed by learning algorithms…”
    Get full text
    Conference Proceeding
  16. 16

    SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures by Giannoula, Christina, Vijaykumar, Nandita, Papadopoulou, Nikela, Karakostas, Vasileios, Fernandez, Ivan, Gomez-Luna, Juan, Orosa, Lois, Koziris, Nectarios, Goumas, Georgios, Mutlu, Onur

    ISSN: 2378-203X
    Published: IEEE 01.02.2021
    “…Near-Data-Processing (NDP) architectures present a promising way to alleviate data movement costs and can provide significant performance and energy benefits to parallel applications…”
    Get full text
    Conference Proceeding
  17. 17

    Skywalker: Efficient Alias-Method-Based Graph Sampling and Random Walk on GPUs by Wang, Pengyu, Li, Chao, Wang, Jing, Wang, Taolei, Zhang, Lu, Leng, Jingwen, Chen, Quan, Guo, Minyi

    Published: IEEE 01.09.2021
    “…Graph sampling and random walk operations, capturing the structural properties of graphs, are playing an important role today as we cannot directly adopt computing-intensive algorithms on large-scale graphs…”
    Get full text
    Conference Proceeding
  18. 18

    NDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search through Near Data Processing by Wang, Yitu, Li, Shiyu, Zheng, Qilin, Song, Linghao, Li, Zongwang, Chang, Andrew, Li, Hai lHelenr, Chen, Yiran

    Published: IEEE 29.06.2024
    “… It is also fundamental to retrieval augmented generation (RAG) for large language models (LLM) now. Among all the ANNS algorithms, graph-traversal-based ANNS achieves the highest recall rate…”
    Get full text
    Conference Proceeding
  19. 19

    pSyncPIM: Partially Synchronous Execution of Sparse Matrix Operations for All-Bank PIM Architectures by Baek, Daehyeon, Hwang, Soojin, Huh, Jaehyuk

    Published: IEEE 29.06.2024
    “… Sparse matrix processing is another critical computation that can significantly benefit from the PIM architecture, but the current all-bank PIM control cannot support diverging executions due to the random sparsity…”
    Get full text
    Conference Proceeding
  20. 20

    A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms by Weng, Jian, Liu, Sihao, Wang, Zhengrong, Dadu, Vidushi, Nowatzki, Tony

    ISSN: 2378-203X
    Published: IEEE 01.02.2020
    “… in the hardware/software interface, then a spatial architecture could efficiently execute parallel code regions…”
    Get full text
    Conference Proceeding