Search Results - Hardware Integrated circuits Reconfigurable logic and FPGAs Hardware accelerators

Interview – Design: ‘An FPGA Is A Reconfigurable Integrated Circuit Used To Implement Complex Logic Functions’

Get full text

Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems : Design of circuits and integrated systems by SILVA, M. L, FERREIRA, J. C

Get full text

Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration by Genc, Hasan, Kim, Seah, Amid, Alon, Haj-Ali, Ameer, Iyer, Vighnesh, Prakash, Pranav, Zhao, Jerry, Grubb, Daniel, Liew, Harrison, Mao, Howard, Ou, Albert, Schmidt, Colin, Steffl, Samuel, Wright, John, Stoica, Ion, Ragan-Kelley, Jonathan, Asanovic, Krste, Nikolic, Borivoje, Shao, Yakun Sophia

“…DNN accelerators are often developed and evaluated in isolation without considering the cross-stack, system-level effects in real-world environments…”
Get full text

Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology by Seshadri, Vivek, Lee, Donghyuk, Mullins, Thomas, Hassan, Hasan, Boroumand, Amirali, Kim, Jeremie, Kozuch, Michael A., Mutlu, Onur, Gibbons, Phillip B., Mowry, Todd C.

“…, CPU, GPU, FPGA, processing-in-memory). To overcome this bottleneck, we propose Ambit, an Accelerator-in-Memory for bulk bitwise operations…”
Get full text

GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm by Kao, Sheng-Chun, Krishna, Tushar

“…DNN layers are multi-dimensional loops that can be ordered, tiled, and scheduled in myriad ways across space and time on DNN accelerators…”
Get full text

ANT: Exploiting Adaptive Numerical Data Type for Low-bit Deep Neural Network Quantization by Guo, Cong, Zhang, Chen, Leng, Jingwen, Liu, Zihan, Yang, Fan, Liu, Yunxin, Guo, Minyi, Zhu, Yuhao

“… Even though this line of work brings algorithmic benefits, it also introduces significant hardware overheads due to variable-length encoding…”
Get full text

CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators by Boroumand, Amirali, Ghose, Saugata, Patel, Minesh, Hassan, Hasan, Lucia, Brandon, Ausavarungnirun, Rachata, Hsieh, Kevin, Hajinazar, Nastaran, Malladi, Krishna T., Zheng, Hongzhong, Mutlu, Onur

“…Specialized on-chip accelerators are widely used to improve the energy efficiency of computing systems…”
Get full text

Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design by Fan, Hongxiang, Chau, Thomas, Venieris, Stylianos I., Lee, Royson, Kouris, Alexandros, Luk, Wayne, Lane, Nicholas D., Abdelfattah, Mohamed S.

“…) demands excessive computational and memory resources, which often compromises their hardware performance…”
Get full text

NAAS: Neural Accelerator Architecture Search by Lin, Yujun, Yang, Mengtian, Han, Song

“…Data-driven, automatic design space exploration of neural accelerator architecture is desirable for specialization and productivity…”
Get full text

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks by Boroumand, Amirali, Ghose, Saugata, Akin, Berkin, Narayanaswami, Ravi, Oliveira, Geraldo F., Ma, Xiaoyu, Shiu, Eric, Mutlu, Onur

“…Emerging edge computing platforms often contain machine learning (ML) accelerators that can accelerate inference for a wide range of neural network (NN) models…”
Get full text

Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks by Chen Zhang, Zhenman Fang, Peipei Zhou, Peichen Pan, Jason Cong

“… In this paper we design and implement Caffeine, a hardware/software co-designed library to efficiently accelerate the entire CNN on FPGAs…”
Get full text

CrossLight: A Cross-Layer Optimized Silicon Photonic Neural Network Accelerator by Sunny, Febin, Mirza, Asif, Nikdast, Mahdi, Pasricha, Sudeep

“…Domain-specific neural network accelerators have seen growing interest in recent years due to their improved energy efficiency and performance compared to CPUs and GPUs…”
Get full text

DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text Generation by Hong, Seongmin, Moon, Seungjae, Kim, Junsoo, Lee, Sungjae, Kim, Minsub, Lee, Dongsoo, Kim, Joo-Young

“… to its sequential characteristic. Therefore, an efficient hardware platform is required to address the high…”
Get full text

PolySA: Polyhedral-Based Systolic Array Auto-Compilation by Cong, Jason, Wang, Jie

“…Automatic systolic array generation has long been an interesting topic due to the need to reduce the lengthy development cycles of manual designs. Existing…”
Get full text

Laconic Deep Learning Inference Acceleration by Sharify, Sayeh, Lascorz, Alberto Delmas, Mahmoud, Mostafa, Nikolic, Milos, Siu, Kevin, Stuart, Dylan Malone, Poulos, Zissis, Moshovos, Andreas

“…). This method produces numerically identical results and does not affect overall accuracy. We present Laconic, a hardware accelerator that implements this approach to boost energy efficiency for inference with Deep Learning Networks…”
Get full text

DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA by Luo, Yukui, Gongye, Cheng, Fei, Yunsi, Xu, Xiaolin

“…), such virtualization environments have posed many new security issues. This work investigates the integrity of DNN FPGA accelerators in clouds…”
Get full text

SODA: Stencil with Optimized Dataflow Architecture by Chi, Yuze, Cong, Jason, Wei, Peng, Zhou, Peipei

“… Such kernels are often offloaded to FPGAs to take advantages of the efficiency of dedicated hardware…”
Get full text

DSPlacer: DSP Placement for FPGA-based CNN Accelerator by Xie, Baohui, Zhu, Xinrui, Lu, Zhiyuan, Pu, Yuan, Wu, Tongkai, Zou, Xiaofeng, Yu, Bei, Chen, Tinghuan

“…Deploying convolutional neural networks (CNNs) on hardware platforms like Field Programmable Gate Arrays (FPGAs…”
Get full text

High-Performance FPGA-based Accelerator for Bayesian Neural Networks by Fan, Hongxiang, Ferianc, Martin, Rodrigues, Miguel, Zhou, Hongyu, Niu, Xinyu, Luk, Wayne

“… This work proposes a novel FPGA based hardware architecture to accelerate BNNs inferred through Monte Carlo Dropout…”
Get full text

SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture by Xia, Ke, Luo, Yukui, Xu, Xiaolin, Wei, Sheng

“… To fill the gap, we present SGX-FPGA, a trusted hardware isolation path enabling the first FPGA TEE by bridging SGX enclaves and FPGAs in the heterogeneous CPU-FPGA architecture…”
Get full text