Search Results - Algorithm/architecture co-design

Refine Results
  1. 1

    Speed/Area-Efficient ECC Processor Implementation Over GF(2 ^m) on FPGA via Novel Algorithm-Architecture Co-Design by Zeghid, Medien, Ahmed, Hassan Yousif, Chehri, Abdellah, Sghaier, Anissa

    ISSN: 1063-8210, 1557-9999
    Published: New York IEEE 01.08.2023
    “…) has gradually become obsolete, leading to the implementation of PM with large field sizes. From this perspective, in this article, through a novel algorithm-architecture co…”
    Get full text
    Journal Article
  2. 2

    Reconfigurable Architecture for Deinterlacer based on Algorithm/Architecture Co-Design by Lee, Gwo Giun, Wang, Ming-Jiun, Chen, Bo-Han, Chen, JiunFu, Jao, Ping-Keng, Hsiao, Ching Jui, Wei, Ling-Fei

    ISSN: 1939-8018, 1939-8115
    Published: Boston Springer US 01.05.2011
    Published in Journal of signal processing systems (01.05.2011)
    “… The content-adaptability of algorithm and the reconfiguration of architecture are concurrently explored by algorithm/architecture co-design methodology and Caltrop actor language (CAL…”
    Get full text
    Journal Article
  3. 3

    Communication Algorithm-Architecture Co-Design for Distributed Deep Learning by Huang, Jiayi, Majumder, Pritam, Kim, Sungkeun, Muzahid, Abdullah, Yum, Ki Hwan, Kim, Eun Jung

    ISSN: 2575-713X
    Published: IEEE 01.06.2021
    “… In this work, we identify the inefficiency in widely used all-reduce algorithms, and the opportunity of algorithm-architecture co-design…”
    Get full text
    Conference Proceeding
  4. 4

    High-Radix/Mixed-Radix NTT Multiplication Algorithm/Architecture Co-Design Over Fermat Modulus by Xing, Yile, Li, Guangyan, Ye, Zewen, Luk, Ryan W. L., Chen, Donglong, Yan, Hong, Cheung, Ray C. C.

    ISSN: 0018-9340, 1557-9956
    Published: IEEE 01.10.2025
    Published in IEEE transactions on computers (01.10.2025)
    “…Polynomial multiplication using Number Theoretic Transform (NTT) is crucial in lattice-based post-quantum cryptography (PQC) and fully homomorphic encryption…”
    Get full text
    Journal Article
  5. 5

    DDC-PIM: Efficient Algorithm/Architecture Co-Design for Doubling Data Capacity of SRAM-Based Processing-in-Memory by Duan, Cenlin, Yang, Jianlei, He, Xiaolin, Qi, Yingjie, Wang, Yikun, Wang, Yiou, He, Ziyan, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Pan, Weitao, Zhao, Weisheng

    ISSN: 0278-0070, 1937-4151
    Published: New York IEEE 01.03.2024
    “… algorithm/architecture co-design methodology that effectively doubles the equivalent data capacity…”
    Get full text
    Journal Article
  6. 6

    Invited: Accelerating Genome Analysis via Algorithm-Architecture Co-Design by Mutlu, Onur, Firtina, Can

    Published: IEEE 09.07.2023
    “… To address these challenges, several algorithm-architecture co-design works have been proposed, targeting different steps of the genome analysis pipeline…”
    Get full text
    Conference Proceeding
  7. 7

    Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization by Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S. K., Narayan, Ranjani

    ISSN: 1045-9219, 1558-2183
    Published: New York IEEE 01.08.2018
    “… In this paper, we present efficient realization of Householder Transform (HT) based QR factorization through algorithm-architecture co-design where we achieve performance…”
    Get full text
    Journal Article
  8. 8

    Efficient N:M Sparse DNN Training Using Algorithm, Architecture, and Dataflow Co-Design by Fang, Chao, Sun, Wei, Zhou, Aojun, Wang, Zhongfeng

    ISSN: 0278-0070, 1937-4151
    Published: New York IEEE 01.02.2024
    “… To tackle these challenges, this paper presents a computation-efficient training scheme for N:M sparse DNNs using algorithm, architecture, and dataflow co-design…”
    Get full text
    Journal Article
  9. 9

    Impala: Algorithm/Architecture Co-Design for In-Memory Multi-Stride Pattern Matching by Sadredini, Elaheh, Rahimi, Reza, Lenjani, Marzieh, Stan, Mircea, Skadron, Kevin

    ISSN: 2378-203X
    Published: IEEE 01.02.2020
    “…High-throughput and concurrent processing of thousands of patterns on each byte of an input stream is critical for many applications with real-time processing…”
    Get full text
    Conference Proceeding
  10. 10

    An Algorithm Architecture Co-Design for CMOS Compressive High Dynamic Range Imaging by Guicquero, William, Dupret, Antoine, Vandergheynst, Pierre

    ISSN: 2573-0436, 2333-9403, 2333-9403
    Published: Piscataway IEEE 01.09.2016
    Published in IEEE transactions on computational imaging (01.09.2016)
    “…Standard image sensors feature dynamic range about 60 to 70 dB while the light flux of natural scenes may be over 120 dB. Most imagers dedicated to address…”
    Get full text
    Journal Article
  11. 11

    A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design by Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S K, Narayan, Ranjani, Leupers, Rainer

    ISSN: 2380-6923
    Published: IEEE 01.01.2019
    Published in VLSI design (01.01.2019)
    “…). In this paper, we present a systematic methodology of algorithm-architecture co-design to accelerate matrix-vector operations where we emphasize on the matrix-vector multiplication (gemv…”
    Get full text
    Conference Proceeding
  12. 12

    SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning by Wang, Hanrui, Zhang, Zhekai, Han, Song

    ISSN: 2378-203X
    Published: IEEE 01.02.2021
    “… In this paper, we present SpAtten, an efficient algorithm-architecture co-design that leverages token sparsity, head sparsity, and quantization opportunities to reduce the attention computation and memory access…”
    Get full text
    Conference Proceeding
  13. 13

    Accelerating LLM Inference via Low-Bit Fine-Grained Quantization Algorithm and Bit-Level Accelerator Co-Design by Xie, Xilong, Wang, Liang, Xiao, Limin, Ruan, Li, Zhang, Tairan, Wang, Jinquan, Wang, Yongyue, Liao, Xiaojian

    ISSN: 0018-9340, 1557-9956
    Published: IEEE 2025
    Published in IEEE transactions on computers (2025)
    “… In this paper, we present a comprehensive solution to improve LLM inference performance under ultra-low weight precision, meticulously optimized through algorithm and architecture co-design…”
    Get full text
    Journal Article
  14. 14

    Ultra Low Power Sensor Node for Security Applications, Facilitated by Algorithm-Architecture Co-design by Sharma, Saransh, Mukherjee, Avilash, Dongre, Abhishek, Sharad, Mrigank

    ISSN: 2380-6923
    Published: IEEE 01.01.2017
    Published in VLSI design (01.01.2017)
    “…Design of an ultra-low power sensor node for identifying human trespassing is proposed, that can be attractive for security applications. Approximate Frequency…”
    Get full text
    Conference Proceeding
  15. 15

    Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity by Duan, Cenlin, Yang, Jianlei, Wang, Yikun, Wang, Yiou, Qi, Yingjie, He, Xiaolin, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Zhao, Weisheng

    ISSN: 0278-0070, 1937-4151
    Published: IEEE 2025
    “… To overcome these limitations, we present Dyadic Block PIM (DB-PIM), a groundbreaking algorithm-architecture co-design framework to harness both value-level and bit-level sparsity…”
    Get full text
    Journal Article
  16. 16

    Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation by Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S. K., Narayan, Ranjani

    ISSN: 2380-6923
    Published: IEEE 01.01.2016
    “… Finally, we show that algorithm-architecture co-design leads to the most efficient realization of HT…”
    Get full text
    Conference Proceeding Journal Article
  17. 17

    Algorithm/Architecture Co-Design of 3-D Spatio-Temporal Motion Estimation for Video Coding by GWO GIUN LEE, WANG, Ming-Jiun, LIN, He-Yuan, SU, Drew Wei-Chi, LIN, Bo-Yun

    ISSN: 1520-9210, 1941-0077
    Published: New York, NY IEEE 01.04.2007
    Published in IEEE transactions on multimedia (01.04.2007)
    “…This paper presents a new spatio-temporal motion estimation algorithm and its VLSI architecture for video coding based on algorithm and architecture co-design methodology…”
    Get full text
    Journal Article
  18. 18

    ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse by Kim, Jongmin, Lee, Gwangho, Kim, Sangpyo, Sohn, Gina, Rhu, Minsoo, Kim, John, Ahn, Jung Ho

    Published: IEEE 01.10.2022
    “… ARK enables practical FHE workloads with a novel algorithm-architecture co-design to accelerate…”
    Get full text
    Conference Proceeding
  19. 19

    Triangle Counting Accelerations: From Algorithm to In-Memory Computing Architecture by Wang, Xueyan, Yang, Jianlei, Zhao, Yinglin, Jia, Xiaotao, Yin, Rong, Chen, Xuhang, Qu, Gang, Zhao, Weisheng

    ISSN: 0018-9340, 1557-9956
    Published: New York IEEE 01.10.2022
    Published in IEEE transactions on computers (01.10.2022)
    “…) architecture through an algorithm-architecture co-optimization manner. To enable the efficient in-memory implementations, we come up to reformulate TC with bitwise logic operations (such as AND…”
    Get full text
    Journal Article
  20. 20

    DTATrans: Leveraging Dynamic Token-Based Quantization With Accuracy Compensation Mechanism for Efficient Transformer Architecture by Yang, Tao, Ma, Fei, Li, Xiaoling, Liu, Fangxin, Zhao, Yilong, He, Zhezhi, Jiang, Li

    ISSN: 0278-0070, 1937-4151
    Published: New York IEEE 01.02.2023
    “… To tackle this issue, we present an algorithm-architecture co-design named DTATrans. We find empirically that the tolerance to the noise varies from token to token in attention-based NLP models…”
    Get full text
    Journal Article