Suchergebnisse - (("Field Programming gate array") OR ("Field Programming game array"))

High Speed and Performance analysis of Multiplier in Field Programming Gate Array von Gowthami, M, Jalall S, Kehkeshan, Aby Varkey M, Tony, Kiruthika, K

“… This paper reads pipelined increase procedures for execution on FPGAs with accentuation on the usage of FPGA equipment asset. Execution of multiplier usage are …”
Volltext

Implementation of Carrier-Based Simple Boost Pulse Width Modulation (PWM) for Z-Source Inverter (ZSI) using Field Programming Gate Array (FPGA) von Muhammad, M, Rasin, Z, Jidin, A

“… In recent years, the research on the Z-source inverter (ZSI) has received a wide acceptance due to its attractive solution for example in the renewable energy …”
Volltext

An efficient reconfigurable code rate cooperative low-density parity check codes for gigabits wide code encoder/decoder operations von Venkatesh, Divyashree Yamadur, Mallikarjunaiah, Komala, Srikantaswamy, Mallikarjunaswamy

“… In recent days, extensive digital communication process has been performed. Due to this phenomenon, a proper maintenance of authentication, communication …”
Volltext

Design of CSD based bi-orthogonal wavelet filter bank for medical image retrieval von Samantaray, Aswini Kumar, Gorre, Pradeep, Sahoo, Prabodh Kumar

“… •In this work, design of a low-complex bi-orthogonal wavelet filter bank is proposed based on canonical signed digit (CSD) implementation.•The CSD technique …”
Volltext

Fast Amplitude Estimation of Harmonics Using Undecimated Wavelet Packet Transform and Its Hardware Implementation von Tiwari, Vinay K., Umarikar, Amod C., Jain, Trapti

“… Accurate and fast estimation of time-varying harmonics are essential requirements for online monitoring, analysis, and control of electrical power system. This …”
Volltext

Hardware Implementation of Polyphase-Decomposition-Based Wavelet Filters for Power System Harmonics Estimation von Tiwari, Vinay K., Jain, Sachin K.

“… and implement the proposed scheme on the Xilinx Artix-7 field-programming gate array AC701 board …”
Volltext

10 Clock-Periods Pipelined Implementation of AES-128 Encryption-Decryption Algorithm up to 28 Gbit/s Real Throughput by Xilinx Zynq UltraScale+ MPSoC ZCU102 Platform von Visconti, Paolo, Capoccia, Stefano, Venere, Eugenio, Velázquez, Ramiro, Fazio, Roberto de

“… The security of communication and computer systems is an increasingly important issue, nowadays pervading all areas of human activity (e.g., credit cards, …”
Volltext

Performance Optimized Clock Tree Embedding for Auto-Generated FPGAs von Brown, Grant, Gore, Ganesh, Gaillardon, Pierre-Emmanuel

“… Field Programmable Gate Arrays (FPGA) have grown in popularity in a myriad of applications due to their reconfigurablity and lower non-recurrent engineering …”
Volltext

FPGA Eco Unit Commitment Based Gravitational Search Algorithm Integrating Plug-in Electric Vehicles von ElAzab, Heba-Allah I., Swief, R. A., Issa, Hanady H., El-Amary, Noha H., Balbaa, Alsnosy, Temraz, H. K.

“… Smart grid architecture is one of the difficult constructions in electrical power systems. The main feature is divided into three layers; the first layer is …”
Volltext

Towards IP integration on SoC: a case study of high-throughput and low-cost wrapper design on a novel IBUS architecture von Yang, Xiaokun, Sha, Shi, Unwala, Ishaq, Lu, Jiang

“… in terms of field-programming gate array slice count, bus transfer latency, and energy consumption …”
Volltext

Real-Time Controller Based on FPGA and DSP for Solar Ground Layer Adaptive Optics Prototype System at 1-m NVST von Kong, Lin, Zhu, Lei, Zhang, Lanqiang, Bao, Hua, Rao, Changhui

“… A customized RTC based on a high-speed field programming gate array and a multi-core digital signal processor was developed for the solar GLAO prototype system at the 1-m New Vacuum Solar Telescope …”
Volltext

Modeling and reliability analysis of three phase z-source AC-AC converter von Prasad, Hanuman, Maity, Tanmoy

“… This paper presents the small signal modeling using the state space averaging technique and reliability analysis of a three-phase z-source ac-ac converter. By …”
Volltext

High-Performance Computing with FPGA-Based Parallel Data Processing Systems von Vaithianathan, Muthukumaran, Udkar, Shivakumar, Roy, Deepanjan, Reddy, Manjunath, Rajasekaran, Senkadir

“… Traditional architectures of Central Processing Units (CPUs) and Graphics Processing Units (GPUs) are becoming unsuitable for High-Performance Computing (HPC) …”
Volltext

FPGA-Based Motor Control Systems for Industrial Automation von Vaithianathan, Muthukumaran, Udkar, Shivakumar, Roy, Deepanjan, Reddy, Manjunath, Rajasekaran, Senkadir

“… This study delineates the procedures for the development and execution of a motor control system for industrial automation that employs FPGAs. The objective is …”
Volltext

FPGA-Based Adaptive Beamforming System for Improved Wireless Communication Performance von Vaithianathan, Muthukumaran, Shunyee Frank, Ng, Patil, Mahesh, Reddy, Manjunath, Rajasekaran, Senkadir, Udaya Krishnan, M

“… The study describes an innovative adaptive beamforming system that improves wireless communication performance through the utilization of field-programmable …”
Volltext

Video Encryption and Decryption System Implemented on FPGA for Secure Communication von Vaithianathan, Muthukumaran, Ng, Shunyee Frank, Patil, Mahesh, Reddy, Manjunath, Rajasekaran, Senkadir, Sakthekannan, M S

“… This research paper introduces an innovative method for ensuring the security of video communication by implementing a video encryption and decryption system …”
Volltext

High-Entropy Metastable Jitter-Based True Random Number Generator (TRNG) von AKter, Sonia, Williams, Shelby, Kirtonia, Prosen, Khalil, Kasem, Bayoumi, Magdy

“… True Random Number Generator (TRNG) is a pivotal component of hardware-security modules in IoT devices. In this paper, we propose a miniaturized Dual Input …”
Volltext

Numeric-Digit Identifier based on Convolutional Neural Networks on Field-Programmable Gate Array von VinothKumar, C, Kannan, N

“… Convolutional Neural Networks (CNNs) are increasingly employed for voice recognition, image segmentation, and digit classification. Hardware support techniques …”
Volltext

Design and FPGA Implementation of an Efficient Architecture for Noise Removal in ECG Signals Using Lifting-Based Wavelet Denoising von Gon, Anusaka, Mukherjee, Atin

“… Noise removal is the most crucial pre-processing step for present-generation biomedical wearable electrocardiogram (ECG) patches and devices to provide …”
Volltext

Realization of Human Eye Pupil Detection System using Canny Edge Detector and Circular Hough Transform Technique von M, Srikrishna, G, Nirmala

“… Near Infrared (NIR) images involves the generation of an edge-map by combining two edge-maps generated from the same eye image for pupil detection. It is …”
Volltext