Search Results - "decoder implementation"

Efficient Implementation of 400 Gbps Optical Communication FEC by Truhachev, Dmitri, El-Sankary, Kamal, Karami, Alireza, Zokaei, Abolfazl, Li, Shizhong

“…We focus on a hardware implementation of the concatenated forward error-correction (FEC) decoder defined in 400ZR implementation agreement to provide a…”
Get full text

Capacity-approaching protograph codes by Divsalar, D., Dolinar, S., Jones, C.R., Andrews, K.

“…This paper discusses construction of protograph-based low-density parity-check (LDPC) codes. Emphasis is placed on protograph ensembles whose typical minimum…”
Get full text

Ultra-High-Throughput EMS NB-LDPC Decoder with Full-Parallel Node Processing by Harb, Hassan, Ghouwayel, Ali Chamas Al, Conde-Canencia, Laura, Marchand, Cédric, Boutillon, Emmanuel

“…This paper presents an ultra-high-throughput decoder architecture for NB-LDPC codes based on the Hybrid Extended Min-Sum algorithm. We introduce a new…”
Get full text

Implementation aspects of LDPC convolutional codes by Pusane, A.E., Feltstrom, A.J., Sridharan, A., Lentmaier, M., Zigangirov, K., Costello, Daniel J.

“…Potentially large storage requirements and long initial decoding delays are two practical issues related to the decoding of low-density parity-check (LDPC)…”
Get full text

Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices by Zhengya Zhang, Dolecek, L., Nikolic, B., Anantharam, V., Wainwright, M.

“…Many classes of high-performance low-density parity-check (LDPC) codes are based on parity check matrices composed of permutation submatrices. We describe the…”
Get full text

Non-binary LDPC Decoders Design for Maximizing Throughput of an FPGA Implementation by Suek, Wojciech

“…Most of the recently proposed hardware realizations for non-binary low-density parity-check decoders are ASIC oriented as they employ multiplierless…”
Get full text

Generic Description and Synthesis of LDPC Decoders by Guilloud, F., Boutillon, E., Tousch, J., Danger, J.-L.

“…Through a rapid survey of the architecture of low-density parity-check (LDPC) decoders, this paper proposes a general framework to describe and compare the…”
Get full text

Pipeline processing in low-density parity-check codes hardware decoder by Sulek, W

“…Low-Density Parity-Check (LDPC) codes are one of the best known error correcting coding methods. This article concerns the hardware iterative decoder for a…”
Get full text

Hardware-oriented turbo-product codes decoder architecture by Krainyk, Yaroslav, Perov, Vladyslav, Musiyenko, Maksym, Davydenko, Yevhen

“…Model of Turbo-Product Codes decoder architecture and method for construction of Turbo-Product Codes decoder are proposed in the paper. The model describes…”
Get full text

Simplified check node processing in nonbinary LDPC decoders by Boutillon, E, Conde-Canencia, L

“…This paper deals with low-complexity algorithms for the check node processing in nonbinary LDPC decoders. After a review of the state-of-the-art, we focus on…”
Get full text

A Dedicated Approach to Explore Design Space for Hardware Architecture of Turbo Decoders by Sanchez, O., Jezequel, M., ur Rehman, Saeed, Sani, A., Chavet, C., Coussy, P., Jego, C.

“…Parallel turbo decoding techniques to achieve high throughput have been extensively investigated in the literature. These techniques are commonly combined. In…”
Get full text

Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories" by Nair

“…An efficient, optimal test sequence for detecting multiple stuck-at faults in random access memories (RAM's) for any decoder implementation is presented…”
Get full text

Partial Order-Based Decoding of Rate-1 Nodes in Fast Simplified Successive-Cancellation List Decoders for Polar Codes by Johannsen, Lucas, Kestel, Claus, Griebel, Oliver, Vogt, Timo, Wehn, Norbert

“…Polar codes are the first family of error-correcting codes that can achieve channel capacity. Among the known decoding algorithms, Successive-Cancellation List…”
Get full text

Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms by de Saint Jorre, Damien, Alberti, Claudio, Mattavelli, Marco, Casale-Brunet, Simone

“…MPEG High Efficient Video Coding (HEVC) is likely to emerge as the video coding standard for HD and Ultra-HD TV resolutions. The two elements that push HEVC…”
Get full text