Výsledky vyhledávání - "booth encoding algorithm"
-
1
Design of Radix-8 Unsigned Bit Pair Recoding Algorithm-Based Floating-Point Multiplier for Neural Network Computations
ISSN: 2169-3536, 2169-3536Vydáno: Piscataway IEEE 2025Vydáno v IEEE access (2025)“…The neural network computations for Artificial Intelligence (AI) applications demand high speed, low power and area-efficient Floating-Point (FP)…”
Získat plný text
Journal Article -
2
A New Redundant Binary Booth Encoding for Fast 2^-Bit Multiplier Design
ISSN: 1549-8328, 1558-0806Vydáno: IEEE 01.06.2009Vydáno v IEEE transactions on circuits and systems. I, Regular papers (01.06.2009)“…The use of redundant binary (RB) arithmetic in the design of high-speed digital multipliers is beneficial due to its high modularity and carry-free addition…”
Získat plný text
Journal Article -
3
Two Speed Modified Radix-4 Booth Multiplier With Different Adder Configurations
Vydáno: IEEE 21.10.2021Vydáno v 2021 International Conference on Advances in Computing and Communications (ICACC) (21.10.2021)“…In this proposed system, a two speed modified radix-4 booth multiplier algorithm with different adder configurations are implemented for the applications like…”
Získat plný text
Konferenční příspěvek -
4
A New Redundant Binary Partial Product Generator for Fast 2n-Bit Multiplier Design
Vydáno: IEEE 01.12.2014Vydáno v 2014 IEEE 17th International Conference on Computational Science and Engineering (01.12.2014)“…The radix-4 Booth encoding or Modified Booth encoding (MBE) has been widely adopted in partial products generator to design high-speed redundant binary (RB)…”
Získat plný text
Konferenční příspěvek