Search Results - "Mathematics of computing Information theory Coding theory"
-
1
Weighted Range-Constrained Ising-Model Decoder for Quantum Error Correction
Published: IEEE 22.06.2025Published in 2025 62nd ACM/IEEE Design Automation Conference (DAC) (22.06.2025)“…Ising model-based Quantum Error Correction decoders reduce topological complexity compared to classical decoders. However, the SOTA Ising decoder has a higher…”
Get full text
Conference Proceeding -
2
HyComp: A hybrid cache compression method for selection of data-type-specific compression methods
ISSN: 1072-4451, 2379-3155Published: ACM 01.12.2015Published in 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) (01.12.2015)“…Proposed cache compression schemes make design-time assumptions on value locality to reduce decompression latency. For example, some schemes assume that common…”
Get full text
Conference Proceeding -
3
Resilient microring resonator based photonic networks
Published: ACM 01.12.2011Published in MICRO 44 : Proceedings of the 44th Annual IEEE/ACM Symposium on Microarchitecture, December 4 - 7, 2011 Porto Alegre, RS - Brazil (01.12.2011)“…Microring resonator-based photonic interconnects are being considered for both on-chip and off-chip communication in order to satisfy the power and bandwidth…”
Get full text
Conference Proceeding -
4
SubHunter: A high-performance and scalable sub-circuit recognition method with Prüfer-encoding
ISSN: 1530-1591Published: EDAA 01.03.2015Published in 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01.03.2015)“…Sub-circuit recognition (SR) is a problem of recognizing sub-circuits within a given circuit and is a fundamental component in simulation, verification and…”
Get full text
Conference Proceeding -
5
Accelerating XOR-Based Erasure Coding using Program Optimization Techniques
ISSN: 2167-4337Published: ACM 14.11.2021Published in SC21: International Conference for High Performance Computing, Networking, Storage and Analysis (14.11.2021)“…Erasure coding (EC) affords data redundancy for large-scale systems. XOR-based EC is an easy-to-implement method for optimizing EC. This paper addresses a…”
Get full text
Conference Proceeding -
6
A Synthesizable IP Core for DVB-S2 LDPC Code Decoding
ISBN: 9780769522883, 0769522882ISSN: 1530-1591Published: Washington, DC, USA IEEE Computer Society 01.01.2005Published in Design, Automation and Test in Europe (01.01.2005)“…The new standard for digital video broadcast DVB-S2 features Low-Density Parity-Check (LDPC) codes as their channel coding scheme. The codes are defined for…”
Get full text
Conference Proceeding -
7
Power-efficient error-resiliency for H.264/AVC context-adaptive variable length coding
ISBN: 3981080181, 9783981080186Published: San Jose, CA, USA EDA Consortium 12.03.2012Published in Proceedings of the Conference on Design, Automation and Test in Europe (12.03.2012)“…Technology scaling has led to unreliable computing hardware due to high susceptibility against soft errors. In this paper, we propose an error-resilient…”
Get full text
Conference Proceeding -
8
Quantum Data Compression for Efficient Generation of Control Pulses
ISBN: 9781450397834, 1450397832ISSN: 2153-697XPublished: New York, NY, USA ACM 16.01.2023Published in 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC) (16.01.2023)“…In order to physically realize a robust quantum gate, a specifically tailored laser pulse needs to be derived via strategies such as quantum optimal control…”
Get full text
Conference Proceeding -
9
Entanglement Capacity Estimates and Throughput Measurements of Quantum Channels
Published: IEEE 17.11.2024Published in SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis (17.11.2024)“…The throughput is an important performance metric of entangled qubit distribution quantum networks, and may be characterized by the number of distributed…”
Get full text
Conference Proceeding -
10
An Ising-based Decision Method for Intra Prediction Mode in Video Coding
Published: IEEE 17.11.2024Published in SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis (17.11.2024)“…Video AI and video transmission are widely used in logistics, transportation systems, and the advancement of production processes in large factories. High…”
Get full text
Conference Proceeding -
11
Canonical Huffman Decoder on Fine-grain Many-core Processor Arrays
ISSN: 2153-697XPublished: ACM 18.01.2021Published in 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC) (18.01.2021)“…Canonical Huffman codecs have been used in a wide variety of platforms ranging from mobile devices to data centers which all demand high energy efficiency and…”
Get full text
Conference Proceeding -
12
Low complexity LDPC code decoders for next generation standards
ISBN: 3981080122, 9783981080124Published: San Jose, CA, USA EDA Consortium 16.04.2007Published in 2007 Design, Automation & Test in Europe Conference & Exhibition : Nice, France, 16-20 April 2007 (16.04.2007)“…This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete…”
Get full text
Conference Proceeding -
13
A real-time program trace compressor utilizing double move-to-front method
ISBN: 9781605584973, 1605584975ISSN: 0738-100XPublished: New York, NY, USA ACM 26.07.2009Published in 2009 46th ACM/IEEE Design Automation Conference (26.07.2009)“…This paper introduces a new unobtrusive and cost-effective method for the capture and compression of program execution traces in real-time, which is based on a…”
Get full text
Conference Proceeding -
14
Cross-Sender Bit-Mixing Coding
Published: ACM 01.04.2019Published in Proceedings of the 18th International Conference on Information Processing in Sensor Networks (01.04.2019)“…Scheduling to avoid packet collisions is a long-standing challenge in networking, and has become even trickier in wireless networks with multiple senders and…”
Get full text
Conference Proceeding -
15
Linearly compressed pages: A low-complexity, low-latency main memory compression framework
Published: ACM 01.12.2013Published in MICRO 46 : proceedings of the 46th annual IEEE/ACM International Symposium on Microarchitecture : December 7-11th, 2013, University of California, Davis (01.12.2013)“…Data compression is a promising approach for meeting the increasing memory capacity demands expected in future systems. Unfortunately, existing compression…”
Get full text
Conference Proceeding -
16
Accelerating sparse matrix-vector multiplication on GPUs using bit-representation-optimized schemes
ISBN: 9781450323789, 1450323782ISSN: 2167-4329Published: New York, NY, USA ACM 17.11.2013Published in 2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC) (17.11.2013)“…The sparse matrix-vector (SpMV) multiplication routine is an important building block used in many iterative algorithms for solving scientific and engineering…”
Get full text
Conference Proceeding -
17
A new technique for characterization of digital-to-analog converters in high-speed systems
ISBN: 3981080122, 9783981080124Published: San Jose, CA, USA EDA Consortium 16.04.2007Published in 2007 Design, Automation & Test in Europe Conference & Exhibition : Nice, France, 16-20 April 2007 (16.04.2007)“…In this paper, a new technique for characterization of digital-to-analog converters (DAC) used in wideband applications is described. Unlike the standard…”
Get full text
Conference Proceeding -
18
Minimum-energy LDPC decoder for real-time mobile application
ISBN: 3981080122, 9783981080124Published: San Jose, CA, USA EDA Consortium 16.04.2007Published in Proceedings of the conference on Design, automation and test in Europe (16.04.2007)“…This paper presents a low-power real-time decoder that provides constant-time processing of each frame using dynamic voltage and frequency scaling. The design…”
Get full text
Conference Proceeding -
19
Power-efficient LDPC code decoder architecture
Published: IEEE 27.08.2007Published in ISLPED '07 : proceedings of the International Symposium on Low Power Electronics and Design : Portland, Oregon, USA, August 27-29, 2007 (27.08.2007)“…This paper proposes the power-efficient LDPC decoder architecture which features (1) a FIFO buffering based rapid convergence schedule which enables the…”
Get full text
Conference Proceeding -
20
TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques
ISBN: 9780769522883, 0769522882ISSN: 1530-1591Published: Washington, DC, USA IEEE Computer Society 07.03.2005Published in Design, Automation and Test in Europe (07.03.2005)“…In this paper we present arithmetic real-coded variation operators tailored for time slot and turn optimization on TDMA-scheduled resources with evolutionary…”
Get full text
Conference Proceeding

