Search Results - "International Conference on Field-programmable Logic and Applications"

Sixth International Workshop on FPGAs for Software Programmers (FSP 2019): September 12, 2019, Barcelona, Spain co-located with International Conference on Field Programmable Logic and Applications (FPL)

“…Long description: The aim of this workshop is to make FPGA and reconfigurable technology accessible to software programmers.Despite their frequently proven…”
Get full text

Proceedings : 2006 International Conference on Field Programmable Logic and Applications (FPL) : Madrid, Spain, August 28-30, 2006 by International Workshop on Field-Programmable Logic and Applications, Bertels, Koen, Leong, Philip, Boemo, Eduardo, Universidad Autónoma de Madrid. Escuela Politécnica Superior, IEEE Circuits and Systems Society

Get full text

Selected papers from the 18th International Conference on Field Programmable Logic and Applications (FPL 2008) by Kebschull, U., Platzner, M., Teich, J.

Get full text

International Conference on Field Programmable Logic and Applications (FPL) by LEONG, Philip H. W, KOCH, Andreas, BOEMO, Eduardo

Get full text

LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications by Umuroglu, Yaman, Akhauri, Yash, Fraser, Nicholas James, Blott, Michaela

“…Deployment of deep neural networks for applications that require very high throughput or extremely low latency is a severe computational challenge, further…”
Get full text

NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling by Singh, Gagandeep, Diamantopoulos, Dionysios, Hagleitner, Christoph, Gomez-Luna, Juan, Stuijk, Sander, Mutlu, Onur, Corporaal, Henk

“…Ongoing climate change calls for fast and accurate weather and climate modeling. However, when solving large-scale weather prediction simulations,…”
Get full text

A High-Performance CNN Processor Based on FPGA for MobileNets by Wu, Di, Zhang, Yu, Jia, Xijie, Tian, Lu, Li, Tianping, Sui, Lingzhi, Xie, Dongliang, Shan, Yi

“…Convolution neural networks (CNNs) have been widely applied in the fields of computer vision tasks. However, it is hard to deploy those standard neural…”
Get full text

Eciton: Very Low-Power LSTM Neural Network Accelerator for Predictive Maintenance at the Edge by Chen, Jeffrey, Hong, Sehwan, He, Warrick, Moon, Jinyeong, Jun, Sang-Woo

“…This paper presents Eciton, a very low-power LSTM neural network accelerator for low-power edge sensor nodes, demonstrating real-time processing on predictive…”
Get full text

Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design by Mohammadi Makrani, Hosein, Farahmand, Farnoud, Sayadi, Hossein, Bondi, Sara, Pudukotai Dinakarrao, Sai Manoj, Homayoun, Houman, Rafatirad, Setareh

“…The emergence of High-Level Synthesis (HLS) tools shifted the paradigm of hardware design by making the process of mapping high-level programming languages to…”
Get full text

Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack by Ruiz, Mario, Sidler, David, Sutter, Gustavo, Alonso, Gustavo, Lopez-Buedo, Sergio

“…The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny…”
Get full text

A high performance FPGA-based accelerator for large-scale convolutional neural networks by Huimin Li, Xitian Fan, Li Jiao, Wei Cao, Xuegong Zhou, Lingli Wang

“…In recent years, convolutional neural networks (CNNs) based machine learning algorithms have been widely applied in computer vision applications. However, for…”
Get full text

Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA by Yufei Ma, Suda, Naveen, Yu Cao, Jae-sun Seo, Vrudhula, Sarma

“…Despite its popularity, deploying Convolutional Neural Networks (CNNs) on a portable system is still challenging due to large data volume, intensive…”
Get full text

Auto-ViT-Acc: An FPGA-Aware Automatic Acceleration Framework for Vision Transformer with Mixed-Scheme Quantization by Lit, Zhengang, Sun, Mengshu, Lu, Alec, Ma, Haoyu, Yuan, Geng, Xie, Yanyue, Tang, Hao, Li, Yanyu, Leeser, Miriam, Wang, Zhangyang, Lin, Xue, Fang, Zhenman

“…Vision transformers (ViTs) are emerging with significantly improved accuracy in computer vision tasks. However, their complex architecture and enormous…”
Get full text

An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks by Ma, Yufei, Cao, Yu, Vrudhula, Sarma, Seo, Jae-sun

“…Convolutional neural networks (CNNs) are rapidly evolving and being applied to a broad range of applications. Given a specific application, an increasing…”
Get full text

An FPGA-based MobileNet Accelerator Considering Network Structure Characteristics by Yan, Shun, Liu, Zhengyan, Wang, Yun, Zeng, Chenglong, Liu, Qiang, Cheng, Bowen, Cheung, Ray C.C.

“…Convolutional neural networks (CNNs) have been widely deployed in computer vision tasks. However, the computation and resource intensive characteristics of CNN…”
Get full text

FPGA-Based Simulated Bifurcation Machine by Tatsumura, Kosuke, Dixon, Alexander R., Goto, Hayato

“…Since many combinatorial optimization problems can be mapped onto ground-state search problems of Ising models, special-purpose machines for Ising problems…”
Get full text

A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices by Petura, Oto, Mureddu, Ugo, Bochard, Nathalie, Fischer, Viktor, Bossuet, Lilian

“…FPGAs are widely used to integrate cryptographic primitives, algorithms, and protocols in cryptographic systems-on-chip (CrySoC). As a building block of…”
Get full text

Preface by Sourdis, Ioannis, Mentens, Nele, Sousa, Leonel, Trancoso, Pedro

“…This book contains the proceedings of the 33rd edition of the International Conference on Field Programmable Logic and Applications (FPL…”
Get full text

Evaluating the Hardware Cost of the Posit Number System by Uguen, Yohann, Forget, Luc, de Dinechin, Florent

“…The posit number system is proposed as a replacement of IEEE floating-point numbers. It is a floating-point system that trades exponent bits for significand…”
Get full text

An FPGA Accelerator of the Wavefront Algorithm for Genomics Pairwise Alignment by Haghi, Abbas, Marco-Sola, Santiago, Alvarez, Lluc, Diamantopoulos, Dionysios, Hagleitner, Christoph, Moreto, Miquel

“…In the last years, advances in next-generation sequencing technologies have enabled the proliferation of genomic applications that guide personalized medicine…”
Get full text