Search Results - "Hardware Electronic design automation Physical design (EDA) Partitioning and floorplanning"

  • Showing 1 - 7 results of 7
Refine Results
  1. 1

    Lightweight Structural Choices Operator for Technology Mapping by Grosnit, Antoine, Zimmer, Matthieu, Tutunov, Rasul, Li, Xing, Chen, Lei, Yang, Fan, Yuan, Mingxuan, Bou-Ammar, Haitham

    Published: IEEE 09.07.2023
    “…Technology mapping quality heavily depends on the subject graph structure. To overcome structural biases, operators construct choice nodes to enable mappings with improved node and level counts…”
    Get full text
    Conference Proceeding
  2. 2

    Power/Ground Mesh Area Optimization Using Multigrid-Based Technique by Wang, Kai, Marek-Sadowska, Malgorzata

    ISBN: 0769518702, 9780769518701
    ISSN: 1530-1591
    Published: Washington, DC, USA IEEE Computer Society 03.03.2003
    “…In this paper, we present a novel multigrid-based technique for power/ground mesh area optimization subject to reliability constraints…”
    Get full text
    Conference Proceeding
  3. 3

    Joint design-time and post-silicon optimization for digitally tuned analog circuits by Wei Yao, Yiyu Shi, Lei He, Pamarti, S.

    ISSN: 1092-3152
    Published: IEEE 01.11.2009
    “… In this paper we formulate the co-optimization problem for digitally tuned analog circuits to optimize the parametric yield, subject to power and area constraints…”
    Get full text
    Conference Proceeding
  4. 4

    Optimal clustering for delay minimization by Rajaraman, Rajmohan, Wong, D. F.

    ISBN: 9780897915779, 0897915771
    ISSN: 0738-100X
    Published: New York, NY, USA ACM 01.07.1993
    Published in 30th ACM/IEEE Design Automation Conference (01.07.1993)
    “…This paper addresses the problem of circuit clustering for delay minimization, subject to capacity constraints…”
    Get full text
    Conference Proceeding
  5. 5

    Technology migration techniques for simplified layouts with restrictive design rules by Tang, Xiaoping, Yuan, Xin

    ISBN: 1595933891, 9781595933898
    ISSN: 1092-3152
    Published: 05.11.2006
    “…) with Restrictive Design Rules (RDRs) on each layout object (i.e., it must be placed on a set of grids subject to a set of ground rules…”
    Get full text
    Conference Proceeding
  6. 6

    Post-routing redundant via insertion and line end extension with via density consideration by Lee, Kuang-Yao, Wang, Ting-Chi, Chao, Kai-Yuan

    ISBN: 1595933891, 9781595933898
    ISSN: 1092-3152
    Published: 05.11.2006
    “…Redundant via insertion and line end extension employed in the post-routing stage are two well known and highly recommended techniques to reduce yield loss due…”
    Get full text
    Conference Proceeding
  7. 7

    A technology independent block extraction algorithm by Luellau, F., Hoepken, T., Barke, E.

    ISBN: 0818605421, 9780818605420
    Published: Piscataway, NJ, USA IEEE Press 25.06.1984
    “… The algorithm is fully technology independent. The size of the blocks is not subject to any restrictions…”
    Get full text
    Conference Proceeding