Search Results - "Computing methodologies Concurrent computing methodologies"

Assuming Just Enough Fairness to make Session Types Complete for Lock-freedom by Glabbeek, Rob van, Hofner, Peter, Horne, Ross

“…We investigate how different fairness assumptions affect results concerning lock-freedom, a typical liveness property targeted by session type systems. We fix…”
Get full text

HADES: Hardware-Assisted Distributed Transactions in the Age of Fast Networks and SmartNICs by Kokolis, Apostolos, Psistakis, Antonis, Reidys, Benjamin, Huang, Jian, Torrellas, Josep

“…Transactional-based distributed storage applications such as key-value stores and databases are widely used in the cloud. Recently, the hardware on which these…”
Get full text

LLM-Based Java Concurrent Program to ArkTS Converter by Liu, Runlin, Lin, Yuhang, Hu, Yunge, Zhang, Zhe, Gao, Xiang

“…HarmonyOS NEXT is a distributed operating system developed to support HarmonyOS native apps. To support the new and independent Harmony ecosystem, developers…”
Get full text

Late Breaking Results: An Efficient and Scalable Track Assignment with GPU Parallelism by Liu, Genggeng, Huang, Pengcheng, Li, Zepeng, Liu, Wen-Hao, Huang, Xing, Guo, Wenzhong

“…The track assignment has been introduced between global routing and detail routing. Based on the independence and divisibility of track assignment, we propose…”
Get full text

Utilizing Parallelism in Smart Contracts on Decentralized Blockchains by Taming Application-Inherent Conflicts by Garamvolgyi, Peter, Liu, Yuxi, Zhou, Dong, Long, Fan, Wu, Ming

“…Traditional public blockchain systems typically had very limited transaction throughput because of the bottleneck of the consensus protocol itself. With recent…”
Get full text

pSyncPIM: Partially Synchronous Execution of Sparse Matrix Operations for All-Bank PIM Architectures by Baek, Daehyeon, Hwang, Soojin, Huh, Jaehyuk

“…Recent commercial incarnations of processing-in-memory (PIM) maintain the standard DRAM interface and employ the all-bank mode execution to maximize bank-level…”
Get full text

Leveraging Difference Recurrence Relations for High-Performance GPU Genome Alignment by Zeni, Alberto, Onken, Seth, Santambrogio, Marco Domenico, Samadi, Mehrzad

“…Genome pairwise sequence alignment is one of the most computationally intensive workloads in many genomic pipelines, often accounting for over 90% of the…”
Get full text

Architecture-Aware Currying by Kandemir, Mahmut Taylan, Akbulut, Gulsum Gudukbay, Choi, Wonil, Karakoy, Mustafa

“…In near-data computing (NDC), computation is brought into data, as opposed to bringing data to computation. While there is prior work focusing on different NDC…”
Get full text

Separating Mechanism from Policy in STM by Sheng, Yaodong, Hassan, Ahmed, Spear, Michael

“…When designing concurrent data structures (CDSs), it can feel like programmers must choose between performance and convenience. On one hand, Software…”
Get full text

Unfair Scheduling Patterns in NUMA Architectures by Ben-David, Naama, Scully, Ziv, Blelloch, Guy E.

“…Lock-free algorithms are typically designed and analyzed with adversarial scheduling in mind. However, on real hardware, lock-free algorithms perform much…”
Get full text

Hardware Support for Durable Atomic Instructions for Persistent Parallel Programming by Hadi, Khan Shaikhul, Ul Mustafa, Naveed, Heinrich, Mark, Solihin, Yan

“…Persistent memory is emerging as an attractive main memory fabric capable of hosting persistent data. However, its programmability is hampered by the lack of…”
Get full text

DRPTM: A Decoupled Read-efficient High-scalable Persistent Transactional Memory by Liang, Wenkai, Hu, Hao, Zou, Xiangyu, Xia, Wen, Pan, Yanqi

“…Persistent transactional memory (PTM) exploits transactions to provide an easy crash-consistent interface for persistent memory (PM). However, because of the…”
Get full text

Ultra Efficient Acceleration for De Novo Genome Assembly via Near-Memory Computing by Zhou, Minxuan, Wu, Lingxi, Li, Muzhou, Moshiri, Niema, Skadron, Kevin, Rosing, Tajana

“…De novo assembly of genomes for which there is no reference, is essential for novel species discovery and metagenomics. In this work, we accelerate two key…”
Get full text

Forgive-TM: Supporting Lazy Conflict Detection In Eager Hardware Transactional Memory by Park, Sunjae, Hughes, Christopher J., Prvulovic, Milos

“…Commercial hardware transactional memory (TM) systems commonly use coherence messages to detect data conflicts. When a core inside a transaction receives a…”
Get full text

HeTM: Transactional Memory for Heterogeneous Systems by Castro, Daniel, Romano, Paolo, Ilic, Aleksandar, Khan, Amin M.

“…Modern heterogeneous computing architectures, which couple multi-core CPUs with discrete many-core GPUs (or other specialized hardware accelerators), enable…”
Get full text

Optimizing Persistent Memory Transactions by Zardoshti, Pantea, Zhou, Tingzhe, Liu, Yujie, Spear, Michael

“…Byte-addressable, non-volatile, random access memory (NVM) has the potential to dramatically accelerate the performance of storage-intensive workloads. For…”
Get full text

Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing by Chen, Wei-Ming, Hsiu, Pi-Cheng, Kuo, Tei-Wei

“…Self-powered intermittent systems enable accumulative execution in unstable power environments, where checkpointing is often adopted as a means to achieve data…”
Get full text

Virtues and limitations of commodity hardware transactional memory by Diegues, Nuno, Romano, Paolo, Rodrigues, Luis

“…Over the last years Transactional Memory (TM) gained growing popularity as a simpler, attractive alternative to classic lock-based synchronization schemes…”
Get full text

Sidekicks and Superheroes: A Look into Student Reasoning about Concurrency with Threads versus Actors by Lawson, Aubrey, Kraemer, Eileen T.

“…When computations consist of different processes or threads that may execute at the same time or in an interleaved manner, we say the computation is concurrent…”
Get full text

Hardware transactional memory for GPU architectures by Fung, Wilson W. L., Singh, Inderpreet, Brownsword, Andrew, Aamodt, Tor M.

“…Graphics processor units (GPUs) are designed to efficiently exploit thread level parallelism (TLP), multiplexing execution of 1000s of concurrent threads on a…”
Get full text