Výsledky vyhľadávania - "Applied computing Physical sciences and engineering"

Challenges on designing electrostatic discharge protection solutions for low power electronics Autor Liou, Juin J.

“…]. When a microchip or electronic system is subject to an ESD event, the huge ESD-induced current can likely damage the microchip and cause malfunction to the electronic system if the heat generated…”
Získať plný text

Fast power/ground network optimization based on equivalent circuit modeling Autor Tan, X.-D. Sheldon, Shi, C.-J. Richard

“…This paper presents an efficient algorithm for optimizing the area of power or ground networks in integrated circuits subject to the reliability constraints…”
Získať plný text

Efficient multiple-bit retention register assignment for power gated design: concept and algorithms Autor Chen, Yu-Guang, Shi, Yiyu, Lai, Kuan-Yu, Hui, Geng, Chang, Shih-Chieh

“…Retention registers have been widely used in power gated design to store data during sleep mode. Since they consume much larger area and power than normal…”
Získať plný text

Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations Autor Li, Min, Davoodi, Azadeh, Xie, Lin

“… which automatically generates the sensors subject to an area budget and available whitespace on the layout…”
Získať plný text

Multiple tunable constant multiplications: algorithms and applications Autor Aksoy, Levent, Costa, Eduardo, Flores, Paulo, Monteiro, José

“… for the multiplication of multiple constants by an input variable, has been the subject of great interest since the complexity of many digital signal processing (DSP…”
Získať plný text

Investigating the readability of state-based formal requirements specification languages Autor Zimmerman, Marc K., Lundqvist, Kristina, Leveson, Nancy

“…, the use of hierarchies, and transition perspective (going-to or coming-from). Subjects included computer scientists as well as aerospace engineers in an effort to determine whether background affects notational preferences…”
Získať plný text

Lattice QCD with domain decomposition on Intel® Xeon Phi™ co-processors Autor Heybrock, Simon, Joó, Bálint, Kalamkar, Dhiraj D., Smelyanskiy, Mikhail, Vaidyanathan, Karthikeyan, Wettig, Tilo, Dubey, Pradeep

“…The gap between the cost of moving data and the cost of computing continues to grow, making it ever harder to design iterative solvers on extreme-scale…”
Získať plný text

A new structural pattern matching algorithm for technology mapping Autor Zhao, Min, Sapatnekar, Sachin S.

“… The algorithm is based on a key observation that the matches for a node in a subject Boolean network are related to the matches for its children…”
Získať plný text

Delay-optimal technology mapping by DAG covering Autor Kukimoto, Yuji, Brayton, Robert K., Sawkar, Prashant

“… We show that subject graphs need not be decomposed into trees for delay minimization; they can be mapped directly as DAGs…”
Získať plný text

Defect tolerant probabilistic design paradigm for nanotechnologies Autor Jacome, Margarida, He, Chen, de Veciana, Gustavo, Bijansky, Stephen

“…Recent successes in the development and self-assembly of nanoelectronic devices suggest that the ability to manufacture dense nanofabrics is on the near…”
Získať plný text

A submodular optimization approach to controlled islanding under cascading failure Autor Liu, Zhipeng, Clark, Andrew, Lee, Phillip, Bushnell, Linda, Kirschen, Daniel, Poovendran, Radha

“…Cascading failures occur when the power system is subject to a significant disturbance, such as tripping one or more transmission lines…”
Získať plný text

A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs Autor Singh, Amit Kumar, Kumar, Akash, Srikanthan, Thambipillai

“…Modern embedded systems are based on Multiprocessor-Systems-on-Chip (MPSoCs) to meet the strict timing deadlines of multiple applications. MPSoC resources must…”
Získať plný text

A Novel Entropy Production Based Full-Chip TSV Fatigue Analysis Autor Wang, Tianchen, Samal, Sandeep Kumar, Lim, Sung Kyu, Shi, Yiyu

“…Through-silicon vias (TSVs) are subject to thermal fatigue due to stress over time, no matter how small the stress…”
Získať plný text

ToPoliNano: nanoarchitectures design made real Autor Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., Zamboni, M.

“… Researchers face problems that are not new per se, but are now subject to very different constraints, that need to be captured by design tools…”
Získať plný text

Communication Scheduling and Buslet Synthesis for Low-Interconnect HLS Designs Autor Tartaglione, Enzo, Dutt, Shantanu

“…Current nanoscale designs are highly interconnect dominated, taking about 70% of the chip area. Interconnects also consume significant dynamic power, and about…”
Získať plný text

Power/Ground Mesh Area Optimization Using Multigrid-Based Technique Autor Wang, Kai, Marek-Sadowska, Malgorzata

“…In this paper, we present a novel multigrid-based technique for power/ground mesh area optimization subject to reliability constraints…”
Získať plný text

Impact of nanomanufacturing flow on systematic yield losses in nanoscale fabrics Autor Vijayakumar, Priyamvada, Narayanan, Pritish, Koren, Israel, Mani Krishna, C., Moritz, Csaba Andras

“… A bottom-up fabrication of nanoelectronic circuits is expected to be subject to various defects and identifying the types of defects that may occur during each step of a manufacturing pathway…”
Získať plný text

Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation Autor Chen, Chung-Ping, Chu, Chris C. N., Wong, D. F.

“… We present a fast and exact algorithm which can minimize total area subject to maximum delay bound…”
Získať plný text

Policy optimization for dynamic power management Autor Paleologo, G. A., Benini, L., Bogliolo, A., De Micheli, G.

“… Furthermore, we show that the fundamental problem of finding an optimal policy which maximizes the average performance level of a system, subject to a constraint on the power consumption…”
Získať plný text

Joint design-time and post-silicon optimization for digitally tuned analog circuits Autor Wei Yao, Yiyu Shi, Lei He, Pamarti, S.

“… In this paper we formulate the co-optimization problem for digitally tuned analog circuits to optimize the parametric yield, subject to power and area constraints…”
Získať plný text