Výsledky vyhľadávania - "Algorithm/architecture co-design"

  1. 1

    Speed/Area-Efficient ECC Processor Implementation Over GF(2 ^m) on FPGA via Novel Algorithm-Architecture Co-Design Autor Zeghid, Medien, Ahmed, Hassan Yousif, Chehri, Abdellah, Sghaier, Anissa

    ISSN: 1063-8210, 1557-9999
    Vydavateľské údaje: New York IEEE 01.08.2023
    “…) has gradually become obsolete, leading to the implementation of PM with large field sizes. From this perspective, in this article, through a novel algorithm-architecture co…”
    Získať plný text
    Journal Article
  2. 2

    Communication Algorithm-Architecture Co-Design for Distributed Deep Learning Autor Huang, Jiayi, Majumder, Pritam, Kim, Sungkeun, Muzahid, Abdullah, Yum, Ki Hwan, Kim, Eun Jung

    ISSN: 2575-713X
    Vydavateľské údaje: IEEE 01.06.2021
    “… In this work, we identify the inefficiency in widely used all-reduce algorithms, and the opportunity of algorithm-architecture co-design…”
    Získať plný text
    Konferenčný príspevok..
  3. 3

    High-Radix/Mixed-Radix NTT Multiplication Algorithm/Architecture Co-Design Over Fermat Modulus Autor Xing, Yile, Li, Guangyan, Ye, Zewen, Luk, Ryan W. L., Chen, Donglong, Yan, Hong, Cheung, Ray C. C.

    ISSN: 0018-9340, 1557-9956
    Vydavateľské údaje: IEEE 01.10.2025
    Vydané v IEEE transactions on computers (01.10.2025)
    “…Polynomial multiplication using Number Theoretic Transform (NTT) is crucial in lattice-based post-quantum cryptography (PQC) and fully homomorphic encryption…”
    Získať plný text
    Journal Article
  4. 4

    DDC-PIM: Efficient Algorithm/Architecture Co-Design for Doubling Data Capacity of SRAM-Based Processing-in-Memory Autor Duan, Cenlin, Yang, Jianlei, He, Xiaolin, Qi, Yingjie, Wang, Yikun, Wang, Yiou, He, Ziyan, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Pan, Weitao, Zhao, Weisheng

    ISSN: 0278-0070, 1937-4151
    Vydavateľské údaje: New York IEEE 01.03.2024
    “… algorithm/architecture co-design methodology that effectively doubles the equivalent data capacity…”
    Získať plný text
    Journal Article
  5. 5

    Invited: Accelerating Genome Analysis via Algorithm-Architecture Co-Design Autor Mutlu, Onur, Firtina, Can

    Vydavateľské údaje: IEEE 09.07.2023
    “… To address these challenges, several algorithm-architecture co-design works have been proposed, targeting different steps of the genome analysis pipeline…”
    Získať plný text
    Konferenčný príspevok..
  6. 6

    Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization Autor Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S. K., Narayan, Ranjani

    ISSN: 1045-9219, 1558-2183
    Vydavateľské údaje: New York IEEE 01.08.2018
    “… In this paper, we present efficient realization of Householder Transform (HT) based QR factorization through algorithm-architecture co-design where we achieve performance…”
    Získať plný text
    Journal Article
  7. 7

    Impala: Algorithm/Architecture Co-Design for In-Memory Multi-Stride Pattern Matching Autor Sadredini, Elaheh, Rahimi, Reza, Lenjani, Marzieh, Stan, Mircea, Skadron, Kevin

    ISSN: 2378-203X
    Vydavateľské údaje: IEEE 01.02.2020
    “…High-throughput and concurrent processing of thousands of patterns on each byte of an input stream is critical for many applications with real-time processing…”
    Získať plný text
    Konferenčný príspevok..
  8. 8

    A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design Autor Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S K, Narayan, Ranjani, Leupers, Rainer

    ISSN: 2380-6923
    Vydavateľské údaje: IEEE 01.01.2019
    Vydané v VLSI design (01.01.2019)
    “…). In this paper, we present a systematic methodology of algorithm-architecture co-design to accelerate matrix-vector operations where we emphasize on the matrix-vector multiplication (gemv…”
    Získať plný text
    Konferenčný príspevok..
  9. 9

    An Algorithm Architecture Co-Design for CMOS Compressive High Dynamic Range Imaging Autor Guicquero, William, Dupret, Antoine, Vandergheynst, Pierre

    ISSN: 2573-0436, 2333-9403, 2333-9403
    Vydavateľské údaje: Piscataway IEEE 01.09.2016
    “…Standard image sensors feature dynamic range about 60 to 70 dB while the light flux of natural scenes may be over 120 dB. Most imagers dedicated to address…”
    Získať plný text
    Journal Article
  10. 10

    SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning Autor Wang, Hanrui, Zhang, Zhekai, Han, Song

    ISSN: 2378-203X
    Vydavateľské údaje: IEEE 01.02.2021
    “… In this paper, we present SpAtten, an efficient algorithm-architecture co-design that leverages token sparsity, head sparsity, and quantization opportunities to reduce the attention computation and memory access…”
    Získať plný text
    Konferenčný príspevok..
  11. 11

    Ultra Low Power Sensor Node for Security Applications, Facilitated by Algorithm-Architecture Co-design Autor Sharma, Saransh, Mukherjee, Avilash, Dongre, Abhishek, Sharad, Mrigank

    ISSN: 2380-6923
    Vydavateľské údaje: IEEE 01.01.2017
    Vydané v VLSI design (01.01.2017)
    “…Design of an ultra-low power sensor node for identifying human trespassing is proposed, that can be attractive for security applications. Approximate Frequency…”
    Získať plný text
    Konferenčný príspevok..
  12. 12

    Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation Autor Merchant, Farhad, Vatwani, Tarun, Chattopadhyay, Anupam, Raha, Soumyendu, Nandy, S. K., Narayan, Ranjani

    ISSN: 2380-6923
    Vydavateľské údaje: IEEE 01.01.2016
    “… Finally, we show that algorithm-architecture co-design leads to the most efficient realization of HT…”
    Získať plný text
    Konferenčný príspevok.. Journal Article
  13. 13

    Reconfigurable Architecture for Deinterlacer based on Algorithm/Architecture Co-Design Autor Lee, Gwo Giun, Wang, Ming-Jiun, Chen, Bo-Han, Chen, JiunFu, Jao, Ping-Keng, Hsiao, Ching Jui, Wei, Ling-Fei

    ISSN: 1939-8018, 1939-8115
    Vydavateľské údaje: Boston Springer US 01.05.2011
    Vydané v Journal of signal processing systems (01.05.2011)
    “… The content-adaptability of algorithm and the reconfiguration of architecture are concurrently explored by algorithm/architecture co-design methodology and Caltrop actor language (CAL…”
    Získať plný text
    Journal Article
  14. 14

    Algorithm/Architecture Co-Design of 3-D Spatio-Temporal Motion Estimation for Video Coding Autor GWO GIUN LEE, WANG, Ming-Jiun, LIN, He-Yuan, SU, Drew Wei-Chi, LIN, Bo-Yun

    ISSN: 1520-9210, 1941-0077
    Vydavateľské údaje: New York, NY IEEE 01.04.2007
    Vydané v IEEE transactions on multimedia (01.04.2007)
    “…This paper presents a new spatio-temporal motion estimation algorithm and its VLSI architecture for video coding based on algorithm and architecture co-design…”
    Získať plný text
    Journal Article
  15. 15

    Accelerating LLM Inference via Low-Bit Fine-Grained Quantization Algorithm and Bit-Level Accelerator Co-Design Autor Xie, Xilong, Wang, Liang, Xiao, Limin, Ruan, Li, Zhang, Tairan, Wang, Jinquan, Wang, Yongyue, Liao, Xiaojian

    ISSN: 0018-9340, 1557-9956
    Vydavateľské údaje: IEEE 2025
    “…Large language models (LLMs) have emerged as one of the most impactful and transformative paradigms in natural language processing. Despite their remarkable…”
    Získať plný text
    Journal Article
  16. 16

    Triangle Counting Accelerations: From Algorithm to In-Memory Computing Architecture Autor Wang, Xueyan, Yang, Jianlei, Zhao, Yinglin, Jia, Xiaotao, Yin, Rong, Chen, Xuhang, Qu, Gang, Zhao, Weisheng

    ISSN: 0018-9340, 1557-9956
    Vydavateľské údaje: New York IEEE 01.10.2022
    Vydané v IEEE transactions on computers (01.10.2022)
    “…Triangles are the basic substructure of networks and triangle counting (TC) has been a fundamental graph computing problem in numerous fields such as social…”
    Získať plný text
    Journal Article
  17. 17

    Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity Autor Duan, Cenlin, Yang, Jianlei, Wang, Yikun, Wang, Yiou, Qi, Yingjie, He, Xiaolin, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Zhao, Weisheng

    ISSN: 0278-0070, 1937-4151
    Vydavateľské údaje: IEEE 2025
    “… To overcome these limitations, we present Dyadic Block PIM (DB-PIM), a groundbreaking algorithm-architecture co-design framework to harness both value-level and bit-level sparsity…”
    Získať plný text
    Journal Article
  18. 18

    ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse Autor Kim, Jongmin, Lee, Gwangho, Kim, Sangpyo, Sohn, Gina, Rhu, Minsoo, Kim, John, Ahn, Jung Ho

    Vydavateľské údaje: IEEE 01.10.2022
    “… ARK enables practical FHE workloads with a novel algorithm-architecture co-design to accelerate…”
    Získať plný text
    Konferenčný príspevok..
  19. 19

    AToM: Adaptive Token Merging for Efficient Acceleration of Vision Transformer Autor Shin, Jaekang, Kang, Myeonggu, Han, Yunki, Park, Junyoung, Kim, Lee-Sup

    ISSN: 0018-9340, 1557-9956
    Vydavateľské údaje: IEEE 01.05.2025
    Vydané v IEEE transactions on computers (01.05.2025)
    “… To overcome these issues, this paper introduces Adaptive Token Merging (AToM), a comprehensive algorithm-architecture co-design for accelerating ViTs…”
    Získať plný text
    Journal Article
  20. 20

    A Sparsity-Aware Autonomous Path Planning Accelerator with Algorithm-Architecture Co-Design Autor Zhang, Yanjun, Niu, Xiaoyu, Zhang, Yifan, Tian, Hongzheng, Yu, Bo, Liu, Shaoshan, Huang, Sitao

    ISSN: 1558-2434
    Vydavateľské údaje: ACM 27.10.2024
    “…Path planning is a critical task in autonomous driving systems that is most susceptible to real-time constraints but often demands computationally intensive…”
    Získať plný text
    Konferenčný príspevok..