Výsledky vyhľadávania - field programming able gate array

Applying Standard JPEG 2000 Part One on Image Compression Autor Maha Abdul Rahman Hasso, Sahlah Abed Ali

“…In this paper, has been proposed Algorithm for standard JPEG2000 part one for image compression. The proposed Algorithm was executed by  using  MATLAB7.11 …”
Získať plný text

Bitstream Database-Driven FPGA Programming Flow Based on Standard OpenCL Autor Leppanen, Topi, Leppanen, Leevi, Multanen, Joonas, Jaaskelainen, Pekka

“…Field-programmable gate array (FPGA) vendors provide high-level synthesis (HLS) compilers with accompanying OpenCL runtimes to enable easier use of their devices by non-hardware experts…”
Získať plný text

FPGA Programming for Beginners: Bring your ideas to life by creating hardware designs and electronic circuits with SystemVerilog Autor Bruno, Frank

“… Field Programmable Gate Arrays (FPGAs) have now become a core part of most modern electronic and computer systems…”
Získať plný text

Parallel field programmable gate array implementation of the sum of absolute differences algorithm used in the stereoscopic system Autor Sejai, Mohamed, Mansouri, Anass, Dosse, Saad Bennani, Ruichek, Yassine

“… of the SAD block, and verified by simulation and successfully implemented in Cyclone IV field programmable gate array (FPGA…”
Získať plný text

Architecting High-Performance Embedded Systems: Design and build high-performance real-time digital systems based on FPGAs and custom circuits Autor Ledin, Jim

“…Explore the complete process of developing systems based on field-programmable gate arrays (FPGAs…”
Získať plný text

Programming Parallelism on FPGAs with Eclat Autor Sylvestre, Loïc, Sérot, Jocelyn, Chailloux, Emmanuel

“…Eclat is a general-purpose OCaml -like programming language with synchronous semantics for designing reactive hardware applications on FPGAs…”
Získať plný text

On the scalability of evolvable hardware architectures: comparison of systolic array and Cartesian genetic programming Autor Mora, Javier, Salvador, Rubén, de la Torre, Eduardo

“… However, these large sizes pose new challenges for the EA and the architecture, which may not be able to take full advantage of the computing capabilities of its PEs…”
Získať plný text

Implementation of Carrier-Based Simple Boost Pulse Width Modulation (PWM) for Z-Source Inverter (ZSI) using Field Programming Gate Array (FPGA) Autor Muhammad, M, Rasin, Z, Jidin, A

“… The conventional inverter circuit based on the SPWM technique for example does not able to fully utilize its DC input voltage to produce a greater output voltage…”
Získať plný text

A CPU‐FPGA heterogeneous approach for biological sequence comparison using high‐level synthesis Autor Jorge, Carlos A. C., Nery, Alexandre S., Melo, Alba C. M. A., Goldman, Alfredo

“… The LCS algorithm has been thoroughly tailored using Vivado High‐Level Synthesis tool, which is able to synthesize register transfer level (RTL) from high…”
Získať plný text

APEIRON: A Framework for High Level Programming of Dataflow Applications on Multi-FPGA Systems Autor Ammendola, Roberto, Biagioni, Andrea, Chiarini, Carlotta, Ciardiello, Andrea, Cretaro, Paolo, Frezza, Ottorino, Lo Cicero, Francesca, Lonardo, Alessandro, Martinelli, Michele, Paolucci, Pier Stanislao, Pontisso, Luca, Simula, Francesco, Rossi, Cristian, Turisini, Matteo, Vicini, Piero

“… devices are a good fit inasmuch they can not only provide adequate compute, memory and I/O resources but also a smooth programming experience thanks to the availability of High-Level Synthesis (HLS) tools…”
Získať plný text

High-Performance Computing of Real-Time and Multichannel Histograms: A Full FPGA Approach Autor Costa, Andrea, Corna, Nicola, Garzetti, Fabio, Lusardi, Nicola, Ronconi, Enrico, Geraci, Angelo

“… Applications of various natures, ranging from biology to chemistry, from medical imaging to spectroscopy, need systems able to detect, process and store huge amounts of data in real-time…”
Získať plný text

Towards Automated Generation of Chiplet-Based Systems Invited Paper Autor Limaye, Ankur, Barone, Claudio, Agostini, Nicolas Bohm, Minutoli, Marco, Manzano, Joseph, Castellana, Vito Giovanni, Gozzi, Giovanni, Fiorito, Michele, Curzel, Serena, Ferrandi, Fabrizio, Tumeo, Antonino

“…) or Field Programmable Gate Arrays (FPGAs) starting from high-level programming. SODA is composed of a high-level frontend, SODA-OPT, which leverages the multilevel intermediate representation (MLIR…”
Získať plný text

Generation of logic designs for efficiently solving ordinary differential equations on field programmable gate arrays Autor Bartel, Silas, Korch, Matthias

“… Field programmable gate arrays (FPGAs) are a promising platform, expected to be usable as efficient accelerators for such computations…”
Získať plný text

Metal-Ion-Triggered ExonucleaseIII Activity for the Construction of DNA Colorimetric Logic Gates Autor Gao, Wan, Zhang, Li, Liang, Ru-Ping, Qiu, Jian-Ding

“… One is the two split G-rich DNA strands that are used to design the OR, AND, INHIBIT, and XOR gates, whereas the other is the self-assembled split G-quadruplex structure to construct NOR, NAND…”
Získať plný text

AnyHLS: High-Level Synthesis With Partial Evaluation Autor Ozkan, M. Akif, Perard-Gayot, Arsene, Membarth, Richard, Slusallek, Philipp, Leisa, Roland, Hack, Sebastian, Teich, Jurgen, Hannig, Frank

“…Field programmable gate arrays (FPGAs) excel in low power and high throughput computations, but they are challenging to program…”
Získať plný text

Remote Programming of Network Robots Within the UJI Industrial Robotics Telelaboratory: FPGA Vision and SNRP Network Protocol Autor Marin, R., Leon, G., Wirz, R., Sales, J., Claver, J.M., Sanz, P.J., Fernandez, J.

“… By using this system, students are able to program experiments remotely via the Web, in order to combine the use of a field-programmable gate array (FPGA…”
Získať plný text

Exploring GPU-Accelerated Routing for FPGAs Autor Shen, Minghua, Luo, Guojie, Xiao, Nong

“…Field Programmable Gate Arrays (FPGAs) are reconfigurable architectures able to provide a good balance between energy efficiency and flexibility with respect to CPUs and ASICs…”
Získať plný text

Hardware-Supported Patching of Security Bugs in Hardware IP Blocks Autor Liu, Wei-Kai, Tan, Benjamin, Fung, Jason M., Karri, Ramesh, Chakrabarty, Krishnendu

“…) to produce a system on chip (SoC). For improved survivability, designers should be able to patch the SoC to mitigate potential security issues arising from hardware IPs…”
Získať plný text

Effective Logic Synthesis for Threshold Logic Circuit Design Autor Neutzling, Augusto, Matos, Jody Maick, Mishchenko, Alan, Reis, Andre, Ribas, Renato P.

“…This paper presents a novel and effective logic synthesis flow able to identify threshold logic functions during the technology mapping process…”
Získať plný text

Parallel chaos-based image encryption algorithm: high-level synthesis and FPGA implementation Autor Moghimi Moghaddam, Saeed Sharifian, Rashtchi, Vahid, Azarpeyvand, Ali

“… Using high-level synthesis, PCCIE is implemented on a Field Programmable Gate Array…”
Získať plný text