Výsledky vyhľadávania - abstraction techniques for modeling and verification

Tools and Algorithms for the Construction and Analysis of Systems: 26th International Conference, TACAS 2020, Held As Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020, Dublin, Ireland, April 25-30, 2020, Proceedings, Part I Autor Biere, Armin, Parker, David

“… The papers are organized in topical sections as follows: Part I: Program verification; SAT and SMT; Timed and Dynamical Systems…”
Získať plný text

Tools and Algorithms for the Construction and Analysis of Systems: 26th International Conference, TACAS 2020, Held As Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020, Dublin, Ireland, April 25-30, 2020, Proceedings, Part II Autor Biere, Armin, Parker, David

“… The papers are organized in topical sections as follows: Part I: Program verification; SAT and SMT; Timed and Dynamical Systems…”
Získať plný text

Tools and Algorithms for the Construction and Analysis of Systems: 26th International Conference, TACAS 2020, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020, Dublin, Ireland, April 25–30, 2020, Proceedings, Part I

“… The papers are organized in topical sections as follows: Part I: Program verification; SAT and SMT; Timed and Dynamical Systems…”
Získať plný text

Tools and Algorithms for the Construction and Analysis of Systems: 26th International Conference, TACAS 2020, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020, Dublin, Ireland, April 25–30, 2020, Proceedings, Part II

“… The papers are organized in topical sections as follows: Part I: Program verification; SAT and SMT; Timed and Dynamical Systems…”
Získať plný text

Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps: Extended Abstract Autor Mook, Niels, De Kock, Erwin, Arts, Bas, Chakraborty, Soham, Van Deursen, Arie

“…This paper proposes a modeling and analysis technique to verify SoC address maps…”
Získať plný text

A Formal Verification Method for the SOPC Software Autor Zhou, Shan, Wang, Jinbo, Jia, Jiao, Zhang, Chi, Wang, Ruixue

“…System on programmable chip (SOPC) is a kind of system on a programmable chip. The system architecture is superior to the traditional design pattern. The…”
Získať plný text

Verifying Controllers With Vision-Based Perception Using Safe Approximate Abstractions Autor Hsieh, Chiao, Li, Yangge, Sun, Dawei, Joshi, Keyur, Misailovic, Sasa, Mitra, Sayan

“…Fully formal verification of perception models is likely to remain challenging in the foreseeable future, and yet these models are being integrated into safety-critical control systems…”
Získať plný text

Possibilistic Cost Computation Tree Logic and Related Equivalence, Abstraction Technique Autor Deng, Hui, Zhang, Yuzhe, Huang, Zhilong

“… As the verification model, furthermore, we investigated the syntax and semantics of possibilistic cost computation tree logic and utilized them to develop verification characteristics…”
Získať plný text

Compositional Abstraction and Safety Synthesis Using Overlapping Symbolic Models Autor Meyer, Pierre-Jean, Girard, Antoine, Witrant, Emmanuel

“…In this paper, we develop a compositional approach to abstraction and safety synthesis for a general class of discrete-time nonlinear systems…”
Získať plný text

Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification Autor Gonzalez-de-Aledo, Pablo, Przigoda, Nils, Wille, Robert, Drechsler, Rolf, Sanchez, Pablo

“… UML and OCL are the de-facto specification languages for these tasks. They allow for capturing system properties and module behavior in an abstract but still formal fashion…”
Získať plný text

Automated verification and synthesis of stochastic hybrid systems: A survey Autor Lavaei, Abolfazl, Soudjani, Sadegh, Abate, Alessandro, Zamani, Majid

“…Stochastic hybrid systems have received significant attentions as a relevant modeling framework describing many systems, from engineering to the life sciences…”
Získať plný text

Specification and Verification Method of Parallel Hierarchical Timed Automata by Predicate Abstraction and Refinement Autor Yamane, Satoshi

“… The reduction technique of the state space for verifying embedded systems is crucial. On the other hand, Counterexample-Guided Abstraction Refinement (CEGAR…”
Získať plný text

Formal verification of a telerehabilitation system through an abstraction and refinement approach using Uppaal Autor Arfi, Farid, Courbis, Anne‐Lise, Lambolais, Thomas, Bughin, François, Hayot, Maurice

“…Formal methods are proven techniques that provide a rigorous mathematical basis to software development…”
Získať plný text

Efficient Symbolic Computation for Word-Level Abstraction From Combinational Circuits for Verification Over Finite Fields Autor Pruss, Tim, Kalla, Priyank, Enescu, Florian

“…This paper introduces a technique to derive a word-level abstraction of the function implemented by a combinational logic circuit…”
Získať plný text

Superposition‐Based Abstractions for Quantum Data Encoding Verification Autor Govindankutty, Arun, Srinivasan, Sudarshan K.

“… The key idea to address scalability is the use of abstractions that reduce the verification problem to bit‐vector space…”
Získať plný text

Template-Based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC Verification Autor Subramanyan, Pramod, Huang, Bo-Yuan, Vizel, Yakir, Gupta, Aarti, Malik, Sharad

“… A general technique for scalable system-level verification is to construct an abstraction of SoC hardware and verify firmware/software using…”
Získať plný text

Decomposing Software Verification into Off-the-Shelf Components: An Application to CEGAR Autor Beyer, Dirk, Haltermann, Jan, Lemberger, Thomas, Wehrheim, Heike

“…Techniques for software verification are typically realized as cohesive units of software with tightly coupled components…”
Získať plný text

Improving Formal Verification and Testing Techniques for Internet of Things and Smart Cities Autor Krichen, Moez

“… On the first hand the techniques realted to formal verification are as follows. First, Abstraction consists in modelling a part of the system accurately and the other parts at high level…”
Získať plný text

Scenario Description Language for Automated Driving Systems: A Two Level Abstraction Approach Autor Zhang, Xizhe, Khastgir, Siddartha, Jennings, Paul

“… Variety of scenario generation techniques have been advocated, including real-world data analysis, accident data analysis and via systems hazard analysis…”
Získať plný text

Set Partition and Trace Based Verification of Web Service Composition Autor Rai, Gopal N., Gangadharan, G.R.

“… Then, we propose a novel methodology for service interaction verification that uses service description (from WSDL…”
Získať plný text