Search Results - Processors architectures: multiple data stream architectures ..Array and vector processors
-
1
WIPO PUBLISHES PATENT OF MIPS TECHNOLOGIES FOR "VECTOR SIZE AGNOSTIC SINGLE INSTRUCTION MULTIPLE DATA (SIMD) PROCESSOR ARCHITECTURE" (AMERICAN INVENTOR)
Published: Washington, D.C HT Digital Streams Limited 21.06.2013Published in US Fed News Service, Including US State News (21.06.2013)Get full text
Newsletter -
2
A Hybrid RF/Baseband Precoding Processor Based on Parallel-Index-Selection Matrix-Inversion-Bypass Simultaneous Orthogonal Matching Pursuit for Millimeter Wave MIMO Systems
ISSN: 1053-587X, 1941-0476Published: New York IEEE 15.01.2015Published in IEEE transactions on signal processing (15.01.2015)“… Furthermore, the link performance can be improved by adopting precoding technology in multiple data stream transmission…”
Get full text
Journal Article -
3
AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads
ISSN: 1558-1101Published: EDAA 01.04.2023Published in Proceedings - Design, Automation, and Test in Europe Conference and Exhibition (01.04.2023)“…Data-intensive applications involving irregular memory streams are inefficiently handled by modern processors and memory systems highly optimized for regular, contiguous data…”
Get full text
Conference Proceeding -
4
Scalable processor core for high-speed pattern matching architecture on FPGA
Published: IEEE 01.07.2016Published in 2016 Third International Conference on Digital Information Processing, Data Mining, and Wireless Communications (DIPDMWC) (01.07.2016)“… We suggest scalable processor core with heterogeneous cluster architecture. Experimental results show that the proposed architecture has advantages over the previously…”
Get full text
Conference Proceeding -
5
OPSILA: a vector and parallel processor
ISSN: 0018-9340Published: New York, NY IEEE 01.01.1993Published in IEEE transactions on computers (01.01.1993)“… The operating modes are the vector single-instruction multiple-data (SIMD) mode and the parallel single program stream, multiple data stream (SPMD) mode…”
Get full text
Journal Article -
6
IP core implementation of a self-organizing neural network
ISSN: 1045-9227Published: United States IEEE 01.09.2003Published in IEEE transactions on neural networks (01.09.2003)“… Thus, the number of neurons within the single instruction multiple data (SIMD) array, the number of elements per reference vector, and the number of bits of each such element…”
Get full text
Journal Article -
7
COMBINING BACKGROUND MEMORY MANAGEMENT AND REGULAR ARRAY CO-PARTITIONING, ILLUSTRATED ON A FULL MOTION ESTIMATION KERNEL
ISSN: 1063-7192Published: Taylor & Francis Group 01.12.2000Published in Parallel algorithms and applications (01.12.2000)“…In this paper an approach is presented to combine the design of background memory architectures and processor arrays for data dominated real-time applications…”
Get full text
Journal Article -
8
A survey of synchronization methods for parallel computers
ISSN: 0018-9162, 1558-0814Published: United States IEEE 01.07.1989Published in Computer (Long Beach, Calif.) (01.07.1989)“… (multiple-instruction multiple-data-stream) multiprocessors. She provides an overview of MIMD multiprocessing and goes on to discuss semaphore-based implementations…”
Get full text
Journal Article -
9
Synchronizing a high-speed SIMD processor array
ISBN: 0769512399, 9780769512396Published: IEEE 2001Published in Digital Systems Design: Architectures, Methods and Tools: Proceedings, Euromicro Symposium on Digital Systmes Design (2001: Warsaw, Poland) (2001)“…A synchronization method for a high speed scalable SIMD (Single instruction stream Multiple Data stream…”
Get full text
Conference Proceeding -
10
Reconfigurable Stream-based Tensor Unit with Variable-Precision Posit Arithmetic
ISSN: 2160-052XPublished: IEEE 01.07.2020Published in Proceedings / IEEE International Conference on Application-Specific Systems, Architectures, and Processors (01.07.2020)“…). In contrast, this paper proposes a new Reconfigurable Tensor Unit (RTU) which deploys an array of variable-precision Vector MultiplyAccumulate (VMA) units…”
Get full text
Conference Proceeding -
11
Computing the Hough transform on a scan line array processor (image processing)
ISSN: 0162-8828Published: Los Alamitos, CA IEEE 01.03.1989Published in IEEE transactions on pattern analysis and machine intelligence (01.03.1989)“… (single-instruction, multiple-data-stream) vector of processors is described. The authors show that a high-precision transform, usually considered to be an…”
Get full text
Journal Article -
12
Coherent spatio-temporal sensor fusion on a hybrid multicore processor system
ISBN: 1467304174, 9781467304177Published: IEEE 01.07.2012Published in 2012 15th International Conference on Information Fusion (01.07.2012)“… This scheme involves coherent spatio-temporal fusion of data streams from multiple sensors, leading to the derivation of LLR detection statistics…”
Get full text
Conference Proceeding -
13
Performance Study of SIMD Programming Models on Intel Multicore Processors
ISBN: 1467309745, 9781467309745Published: IEEE 01.05.2012Published in 2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops (01.05.2012)“…Modern multicore hardware employs a variety of parallel execution units, including multiple CPU cores for executing multiple threads simultaneously, vector units such as the Intel SIMD on the CPU…”
Get full text
Conference Proceeding -
14
Efficient parallel algorithms and VLSI architectures for manipulator Jacobian computation
ISSN: 0018-9472, 2168-2909Published: New York, NY IEEE 01.09.1989Published in IEEE transactions on systems, man, and cybernetics (01.09.1989)“…) on uniprocessor computers and of order O(log/sub 2/ N) on both single-instruction-stream-multiple-data-stream (SIMD…”
Get full text
Journal Article -
15
General-purpose systolic arrays
ISSN: 0018-9162Published: IEEE 01.11.1993Published in Computer (Long Beach, Calif.) (01.11.1993)“… (single-instruction stream, multiple-data stream), MIMD (multiple-instruction stream, multiple-data stream…”
Get full text
Journal Article -
16
Selective Search Architectures and Brute Force Scan Techniques for Summarizing Social Media Posts
ISBN: 9780438136618, 0438136616Published: ProQuest Dissertations & Theses 01.01.2018“… However, the nature of social posts presents challenges for existing search functions. Firstly, as a stream of documents is constantly arriving at a high speed…”
Get full text
Dissertation -
17
Performance of cached DRAM organizations in vector supercomputers
ISBN: 0818638109, 9780818638107Published: New York, NY, USA ACM 01.05.1993Published in Computer Architecture, 20th International Symposium (ISCA "93) (01.05.1993)“… In particular, we consider systems where processors have no internal data caches and memory reference streams are generated by vector instructions…”
Get full text
Conference Proceeding -
18
Automatic Parallelization of Loops with Data Dependent Control Flow and Array Access Patterns
ISBN: 9781369488654, 1369488653Published: ProQuest Dissertations & Theses 01.01.2014“…With the era of increasing clock speeds coming to an end, parallel computing architectures have now become main-stream…”
Get full text
Dissertation -
19
A vector memory system based on wafer-scale integrated memory arrays
ISBN: 0818642300, 9780818642302Published: IEEE Comput. Soc. Press 1993Published in Computer Design: VLSI in Computers and Processors (ICCD '93 (1993)“… Using WIMA modules as the basic building blocks, a high-bandwidth, low latency, and low cost vector memory system is developed that supports parallelism among multiple vector access streams…”
Get full text
Conference Proceeding Journal Article -
20
Supercomputers: Influencing Tomorrow's General-Purpose Hardware
ISSN: 0739-9014Published: Taylor & Francis Group 1986Published in The Journal of information systems management (1986)“…By studying state-of-the-art supercomputers, MIS managers can estimate the state of the typical commercial data processing installation five to ten years from now…”
Get full text
Journal Article

