Suchergebnisse - Engineering::Computer science and engineering::Hardware::Arithmetic and logic structures

Constraint-Aware E-Graph Rewriting for Hardware Performance Optimization von Coward, Samuel, Drane, Theo, Constantinides, George A.

“… Data-dependent constraints commonly occur across hardware and software, often in the form of code branches or input constraints …”
Volltext

Evaluation of Binary Decision Diagrams Complexity using Relative Arithmetic Width von Radmanovic, Milos

“… Many logic synthesis methods are based on the optimization of reduced order Binary Decision Diagrams (BDDs …”
Volltext

CMOS Full-Adders for Energy-Efficient Arithmetic Applications von Aguirre-Hernandez, Mariano, Linares-Aranda, Monico

“… We present two high-speed and low-power full-adder cells designed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced power-delay product (PDP …”
Volltext

Efficient Implementation of Finite Field Arithmetic for Binary Ring-LWE Post-Quantum Cryptography Through a Novel Lookup-Table-Like Method von Xie, Jiafeng, He, Pengzhou, Wen, Wujie

“… : (i) an algorithm-hardware co-design driven derivation of the proposed LUT-like method is provided detailedly for the key arithmetic of the BRLWE scheme; (ii …”
Volltext

A Survey of Approximate Computing: From Arithmetic Units Design to High-Level Applications von Que, Hao-Hua, Jin, Yu, Wang, Tong, Liu, Ming-Kai, Yang, Xing-Hua, Qiao, Fei

“… Realizing a high-performance and energy-efficient circuit system is one of the critical tasks for circuit designers. Conventional researchers always …”
Volltext

An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata von Ahmadpour, Seyed-Sajad, Mosleh, Mohammad, Heikalabad, Saeed Rasouli

“… It also shows good tolerance against cell displacement defects. Moreover, the functionality of the proposed structure is confirmed by physical proofs …”
Volltext

Modeling and simulation of FIR filter using distributed arithmetic algorithm on FPGA von Rai, Amrita, Roy, Ajay, Qamar, Shamimul, Saif, Abdulelah G. F., Hamoda, Magdi Mohammad, Azeem, Abdul, Mohammed, Salman Arafath

“… ). The proposed FIR filter is implemented in high-density field programmable logic devices (FPGAs) and designed using very high-speed integrated circuit hardware description language …”
Volltext

Automatic Sparse Connectivity Learning for Neural Networks von Tang, Zhimin, Luo, Linkai, Xie, Bike, Zhu, Yiyu, Zhao, Rujie, Bi, Lvqing, Lu, Chao

“… Since sparse neural networks usually contain many zero weights, these unnecessary network connections can potentially be eliminated without degrading network …”
Volltext

CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems von Ullah, Salim, Sahoo, Siva Satyendra, Kumar, Akash

“… In recent years, Approximate Computing has emerged as a viable tool for improving the performance by utilizing reduced precision data structures and resource-optimized high-performance arithmetic operators …”
Volltext

A lightweight convolutional neural network hardware implementation for wearable heart rate anomaly detection von Gu, Minghong, Zhang, Yuejun, Wen, Yongzhong, Ai, Guangpeng, Zhang, Huihong, Wang, Pengjun, Wang, Guoqing

“… In this article, we propose a lightweight and competitively accurate heart rhythm abnormality classification model based on classical convolutional neural networks in deep neural networks and hardware …”
Volltext

Verification of gate-level arithmetic circuits by function extraction von Ciesielski, Maciej, Cunxi Yu, Brown, Walter, Duo Liu, Rossi, Andre

“… The paper presents an algebraic approach to functional verification of gate-level, integer arithmetic circuits …”
Volltext

Digit-Serial DA-Based Fixed-Point RNNs: A Unified Approach for Enhancing Architectural Efficiency von Khan, Mohd Tasleem, Alhartomi, Mohammed A.

“… ) recurrent neural networks (RNNs). Precisely, two new structures (I and II) based on the two's complement (TC …”
Volltext

An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing von Liu, Yidong, Liu, Leibo, Lombardi, Fabrizio, Han, Jie

“… In this SC-RNN, a hybrid structure is developed by utilizing SC designs and binary circuits to improve the hardware efficiency without significant loss of accuracy …”
Volltext

Logic encryption: a fault analysis perspective von Rajendran, Jeyavijayan, Pino, Youngok, Sinanoglu, Ozgur, Karri, Ramesh

“… The globalization of Integrated Circuit (IC) design flow is making it easy for rogue elements in the supply chain to pirate ICs, overbuild ICs, and insert hardware trojans …”
Volltext

An Efficient Polynomial Multiplication Accelerator for Lattice-Based Cryptography With a 2-D Winograd-Based Divide-and-Conquer Method von Wang, Jianfei, Zhou, Zhen, Zhang, Fahong, Meng, Yishuo, Hou, Jia, Tang, Xin, Yang, Chen

“… Polynomial multiplication over rings constitutes one of the most computationally expensive operations in lattice-based cryptography. To accelerate it, the …”
Volltext

Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs von Pimentel, Jon J., Bohnenstiehl, Brent, Baas, Bevan M.

“… Hybrid floating-point (FP) implementations improve software FP performance without incurring the area overhead of full hardware FP units …”
Volltext

Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits von Khajehnasir-Jahromi, Hamideh, Torkzadeh, Pooya, Dousti, Massoud

“… The key point of designing arithmetic circuits is based on the structure of a 1-bit full adder …”
Volltext

QuantTPM: Efficient Mixed-Precision Quantization Framework for Tractable Probabilistic Models von Zhang, Shen, Ning, Bin, Yan, Guangyao, Liu, Xinzhe, Jiang, Weixiong, Ha, Yajun

“… First, we reformulate the irregular model structure into a unified format, as irregular structures are inefficient for hardware implementation …”
Volltext

Uint-Packing: Multiply Your DNN Accelerator Performance via Unsigned Integer DSP Packing von Zhang, Jingwei, Zhang, Meng, Cao, Xinye, Li, Guoqing

“… Guided by this generalization model, we design the novel computational structure of the DNN accelerator …”
Volltext

ESBMC 5.0: An Industrial-Strength C Model Checker von Gadelha, Mikhail R., Monteiro, Felipe R., Morse, Jeremy, Cordeiro, Lucas C., Fischer, Bernd, Nicole, Denis A.

“… ) and user-defined program assertions automatically. ESBMC provides C++ and Python APIs to access internal data structures, allowing inspection and extension at any stage of the verification process …”
Volltext