Suchergebnisse - Computer system organization Architectures Other architectural Reconfigurable computing

Andere Suchmöglichkeiten:

  1. 1

    NAAS: Neural Accelerator Architecture Search von Lin, Yujun, Yang, Mengtian, Han, Song

    Veröffentlicht: IEEE 05.12.2021
    “… Data-driven, automatic design space exploration of neural accelerator architecture is desirable for specialization and productivity …”
    Volltext
    Tagungsbericht
  2. 2

    Programming dynamic reconfigurable systems von El Ballouli, Rim, Bensalem, Saddek, Bozga, Marius, Sifakis, Joseph

    ISSN: 1433-2779, 1433-2787
    Veröffentlicht: Berlin/Heidelberg Springer Berlin Heidelberg 01.10.2021
    “… It relies on architectural motifs to structure the architecture of a system and to coordinate its reconfiguration at runtime …”
    Volltext
    Journal Article
  3. 3

    RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU von Jeong, Geonhwa, Qin, Eric, Samajdar, Ananda, Hughes, Christopher J., Subramoney, Sreenivas, Kim, Hyesoon, Krishna, Tushar

    Veröffentlicht: IEEE 05.12.2021
    “… Systolic arrays have been the premier architectural choice as matrix engines in offload accelerators …”
    Volltext
    Tagungsbericht
  4. 4

    InfScaler: Enabling Efficient ML Inference Serving on Multi-Accelerator Edge Devices via Asymmetric Auto-Scaling von Li, Borui, Xia, Tiange, Wang, Shuai, Wang, Shuai

    Veröffentlicht: IEEE 22.06.2025
    “… However, we observe that existing ML inference serving frameworks are poor in utilizing the unique hardware architecture of these edge devices …”
    Volltext
    Tagungsbericht
  5. 5

    Understanding and optimizing asynchronous low-precision stochastic gradient descent von De Sa, Christopher, Feldman, Matthew, Re, Christopher, Olukotun, Kunle

    Veröffentlicht: ACM 01.06.2017
    “… Stochastic gradient descent (SGD) is one of the most popular numerical algorithms used in machine learning and other domains. Since this is likely to continue …”
    Volltext
    Tagungsbericht
  6. 6

    AIO: An Abstraction for Performance Analysis Across Diverse Accelerator Architectures von Rogers, Joseph, Soliman, Taha, Jahre, Magnus

    Veröffentlicht: IEEE 29.06.2024
    “… the productivity of software developers, system software designers, and computer architects - to ensure that they focus time-consuming implementation and optimization efforts on the most favorable class of accelerators for the problem at hand …”
    Volltext
    Tagungsbericht
  7. 7

    LLMCompass: Enabling Efficient Hardware Design for Large Language Model Inference von Zhang, Hengrui, Ning, August, Prabhakar, Rohan Baskar, Wentzlaff, David

    Veröffentlicht: IEEE 29.06.2024
    “… The past year has witnessed the increasing popularity of Large Language Models (LLMs). Their unprecedented scale and associated high hardware cost have impeded …”
    Volltext
    Tagungsbericht
  8. 8

    Late Breaking Results: FPGen-3D: Automated Framework for 3D-FPGA Architecture Generation and Exploration von Youssef, Ismael, Hao, Cong Callie

    Veröffentlicht: IEEE 22.06.2025
    “… ) architecture generation and exploration. FPGen-3D generates custom 3D FPGA fabrics based on user-defined architectural parameters, producing synthesizable register-transfer level (RTL …”
    Volltext
    Tagungsbericht
  9. 9

    Multithreading on reconfigurable hardware: An architectural approach von Zaykov, Pavel G., Kuzmanov, Georgi

    ISSN: 0141-9331, 1872-9436
    Veröffentlicht: Elsevier B.V 01.11.2012
    Veröffentlicht in Microprocessors and microsystems (01.11.2012)
    “… Our proposal to improve overall system performance is twofold. First, we provide architectural mechanisms to accelerate applications by supporting computationally intensive kernels with reconfigurable hardware accelerators …”
    Volltext
    Journal Article
  10. 10

    Architectural performance analysis of FPGA synthesized LEON processors von Damman, Corentin, Edison, Gregory, Guet, Fabrice, Noulard, Eric, Santinelli, Luca, Hugues, Jerome

    ISSN: 2150-5519
    Veröffentlicht: ACM 01.10.2016
    “… Benchmarking exposes key parameters to execution time variability allowing for accurate probabilistic modeling of system dynamics …”
    Volltext
    Tagungsbericht
  11. 11

    Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent von De Sa, Christopher, Feldman, Matthew, Ré, Christopher, Olukotun, Kunle

    ISSN: 1063-6897
    Veröffentlicht: United States 01.06.2017
    “… Stochastic gradient descent (SGD) is one of the most popular numerical algorithms used in machine learning and other domains. Since this is likely to continue …”
    Volltext
    Journal Article
  12. 12

    Reconfigurable-computing technology von Palagin, A. V., Opanasenko, V. N.

    ISSN: 1060-0396, 1573-8337
    Veröffentlicht: New York Springer Nature B.V 01.09.2007
    Veröffentlicht in Cybernetics and systems analysis (01.09.2007)
    “… Evolution of computers with flexible architecture is considered. Distinctive features of the architectural and structural organization of reconfigurable computer systems (RCSs) are described …”
    Volltext
    Journal Article
  13. 13

    SyFAxO-GeN: Synthesizing FPGA-Based Approximate Operators with Generative Networks von Ranjan, Rohit, Ullah, Salim, Sahoo, Siva Satyendra, Kumar, Akash

    ISBN: 9781450397834, 1450397832
    ISSN: 2153-697X
    Veröffentlicht: New York, NY, USA ACM 16.01.2023
    “… Given the diversity of application areas at the edge, FPGA-based systems are increasingly used for high-performance inference …”
    Volltext
    Tagungsbericht
  14. 14

    FATE: Fast and Accurate Timing Error Prediction Framework for Low Power DNN Accelerator Design von Zhang, Jeff, Garg, Siddharth

    ISSN: 1558-2434
    Veröffentlicht: ACM 01.11.2018
    “… Architectural exploration for timing speculation requires detailed gate-level timing simulations that can be time-consuming for large DNNs which execute millions of multiply-and-accumulate (MAC) operations …”
    Volltext
    Tagungsbericht
  15. 15

    AESHA: Accelerating Eigen-Decomposition-Based Sparse Transformer with Hybrid RRAM-SRAM Architecture von Yu, Xuliang, Ni, Tianwei, Sheng, Xinsong, Pan, Yun, He, Lei, Zhao, Liang

    ISSN: 1558-2434
    Veröffentlicht: ACM 27.10.2024
    “… Compute-in-memory (CIM) architectures based on emerging nonvolatile memories (eNVM) are recognized as promising candidates for the efficient computation of self …”
    Volltext
    Tagungsbericht
  16. 16

    A runtime support mechanism for fast mode switching of a self-morphing core for power efficiency von Srinivasan, Sudarshan, Kurella, Nithesh, Koren, Israel, Kundu, Sandip, Rodrigues, Rance

    Veröffentlicht: ACM 01.08.2014
    “… Asymmetric multicore processors (AMPs) consist of cores executing the same ISA, but differing in microarchitectural resources, performance, and power …”
    Volltext
    Tagungsbericht
  17. 17

    Reconfigurable caches and their application to media processing von Ranganathan, Parthasarathy, Adve, Sarita, Jouppi, Norman P.

    ISBN: 1581132328, 9781581132328
    ISSN: 1063-6897
    Veröffentlicht: New York, NY, USA ACM 01.01.2000
    “… It is therefore important to ensure that architectural features that use a significant fraction of the on-chip transistors are applicable across these different domains …”
    Volltext
    Tagungsbericht
  18. 18

    Using a configurable processor generator for computer architecture prototyping von Solomatnikov, Alex, Firoozshahian, Amin, Shacham, Ofer, Asgar, Zain, Wachs, Megan, Qadeer, Wajahat, Richardson, Stephen, Horowitz, Mark

    ISBN: 9781605587981, 1605587982
    ISSN: 1072-4451
    Veröffentlicht: New York, NY, USA ACM 12.12.2009
    “… Building hardware prototypes for computer architecture research is challenging. Unfortunately, development of the required software tools …”
    Volltext
    Tagungsbericht
  19. 19

    Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator von Heusala, Hannu, Liedes, Jussi

    ISBN: 9780769522883, 0769522882
    ISSN: 1530-1591
    Veröffentlicht: Washington, DC, USA IEEE Computer Society 07.03.2005
    Veröffentlicht in Design, Automation and Test in Europe (07.03.2005)
    “… The idea of design domain specific Mother Model of IP block family as a base of modeling of system integration is presented here …”
    Volltext
    Tagungsbericht
  20. 20

    Performance of reconfigurable architectures for image-processing applications von Benitez, Domingo

    ISSN: 1383-7621, 1873-6165
    Veröffentlicht: Amsterdam Elsevier B.V 01.09.2003
    Veröffentlicht in Journal of systems architecture (01.09.2003)
    “… The goal of this work is to explore the architectural behaviour of remote reconfigurable systems that are part of general-purpose computers …”
    Volltext
    Journal Article