Suchergebnisse - 2D RISC array

A Distributed Shared Memory Model and C++ Templated Meta-Programming Interface for the Epiphany RISC Array Processor von Richie, David, Ross, James, Infantolino, Jamie

“… The Adapteva Epiphany many-core architecture comprises a scalable 2D mesh Network-on-Chip (NoC) of low-power …”
Volltext

Threaded MPI programming model for the Epiphany RISC array processor von Richie, David, Ross, James, Park, Song, Shires, Dale

“… •We investigate the use of MPI for programming the Epiphany RISC array processor …”
Volltext

Parallel programming model for the Epiphany many-core coprocessor using threaded MPI von Ross, James A., Richie, David A., Park, Song J., Shires, Dale R.

“… •We investigate the use of MPI for programming the Epiphany RISC array processor …”
Volltext

Implementing Hilbert transform for Digital Signal Processing on epiphany many-core coprocessor von Labowski, Kyle L., Ross, James A., Jungwirth, Patrick W., Richie, David A.

“… The Adapteva Epiphany MIMD architecture is a scalable 2D array of RISC cores with a fast network-on-chip (NoC …”
Volltext

Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor von Ross, James A., Richie, David A.

“… The energy-efficient Adapteva Epiphany architecture exhibits massive many-core scalability in a physically compact 2D array of RISC cores with a fast network-on-chip (NoC …”
Volltext

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency von Perotti, Matteo, Riedel, Samuel, Cavalcante, Matheus, Benini, Luca

“… based on RISC-V's vector extension Zve64d. Using Spatz as the main Processing Element (PE …”
Volltext

Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor von Ross, James A, Richie, David A

“… The energy-efficient Adapteva Epiphany architecture exhibits massive many-core scalability in a physically compact 2D array of RISC cores with a fast network-on-chip (NoC …”
Volltext

OpenCL + OpenSHMEM Hybrid Programming Model for the Adapteva Epiphany Architecture von Richie, David, Ross, James

“… The Epiphany architecture comprises a 2D array of low-power RISC cores with minimal uncore functionality connected by a 2D mesh Network-on-Chip (NoC …”
Volltext

A Configurable 2D-Integer DCT Hardware Accelerator Compatible with H.266 Standard based on RISC-V Architecture von Nguyen, Nhu-Hoang, Dang, Tan-Phat, Tran, Tuan-Kiet, Bui, Thanh-Dat, Hoang, Trong-Thuc, Huynh, Huu-Thuan

“… This paper presents a system architecture for video compression, including a configurable 2D Discrete Cosine Transform (DCT …”
Volltext

Heterogeneous 3D Integration for a RISC-V System With STT-MRAM von Zhu, Lingjun, Bamberg, Lennart, Agnesina, Anthony, Catthoor, Francky, Milojevic, Dragomir, Komalan, Manu, Ryckaert, Julien, Garcia-Ortiz, Alberto, Lim, Sung Kyu

“… However, the process heterogeneity and the sophisticated back-end-of-line (BEOL) structure make it difficult to integrate the STT-MRAM in two-dimensional integrated circuits (2D ICs …”
Volltext

Systolic Array Matrix Multiplication Accelerator von Puscasu, Alexandru, Ciobanu, Catalin Bogdan, Buiu, Octavian

“… We designed a loosely-coupled matrix multiplier with a 2D systolic array. The accelerator is configured with matrices parameters …”
Volltext

CGRA-RISC: Simulation Infrastructure for Coupling CGRA Accelerator to RISC-V Processor von Ribeiro, Antonio Francisco Rente

“… ), has potentiated alternative computing devices, commonly called accelerators.This set of devices includes the Coarse-Grained Reconfigurable Array (CGRA …”
Volltext

An OpenSHMEM Implementation for the Adapteva Epiphany Coprocessor von Ross, James, Richie, David

“… The Epiphany architecture exhibits massive many-core scalability with a physically compact 2D array of RISC CPU cores and a fast network-on-chip (NoC …”
Volltext

RISC Conversions for LNS Arithmetic in Embedded Systems von Drahoš, Peter, Kocúr, Michal, Haffner, Oto, Kučera, Erik, Kozáková, Alena

“… ) arithmetic, which uses Reduced Instruction Set Computing (RISC). The core of the proposed method is a newly developed algorithm for conversion between LNS and the floating point (FLP …”
Volltext

Advances in Run-time Performance and Interoperability for the Adapteva Epiphany Coprocessor von Richie, David A., Ross, James A.

“… The energy-efficient Adapteva Epiphany architecture exhibits massive many-core scalability in a physically compact 2D array of RISC cores with a fast network-on-chip (NoC …”
Volltext

CONNA: Configurable Matrix Multiplication Engine for Neural Network Acceleration von Park, Sang-Soo, Chung, Ki-Seok

“… better matrix multiplications in terms of both speed and power consumption. Typically, accelerators with either a two-dimensional (2D …”
Volltext

Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference von Dupuis, Theo, Fournier, Yoan, AskariHemmat, MohammadHossein, Zarif, Nizar El, Leduc-Primeau, Francois, David, Jean Pierre, Savaria, Yvon

“… This processor is based on a modified version of Ara, an open-source 64-bit RISC-V "V" compliant processor …”
Volltext

Advances in Run-Time Performance and Interoperability for the Adapteva Epiphany Coprocessor von Richie, David A, Ross, James A

“… The energy-efficient Adapteva Epiphany architecture exhibits massive many-core scalability in a physically compact 2D array of RISC cores with a fast network-on-chip (NoC …”
Volltext

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency von Cavalcante, Matheus, Perotti, Matteo, Riedel, Samuel, Benini, Luca

“… ). Architecturally, the SCM is the Vector Register File (VRF) of Spatz, a compact 64-bit floating-point-capable vector processor based on RISC-V's Vector Extension Zve64d …”
Volltext

Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference von Dupuis, Théo, Fournier, Yoan, AskariHemmat, MohammadHossein, Nizar El Zarif, Leduc-Primeau, François, Jean Pierre David, Savaria, Yvon

“… This processor is based on a modified version of Ara, an open-source 64-bit RISC-V ``V'' compliant processor …”
Volltext