Výsledky vyhledávání - Hardware Integrated circuits Semiconductor memory Static memory

Perceptron-Based Prefetch Filtering Autor Bhatia, Eshan, Chacon, Gino, Pugsley, Seth, Teran, Elvira, Gratz, Paul V., Jimenez, Daniel A.

“…Hardware prefetching is an effective technique for hiding cache miss latencies in modern processor designs…”
Získat plný text

CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability Autor Hassan, Hasan, Patel, Minesh, Kim, Jeremie S., Yaglikci, A. Giray, Vijaykumar, Nandita, Ghiasi, Nika Mansouri, Ghose, Saugata, Mutlu, Onur

“…DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck…”
Získat plný text

The reach profiler (REAPER): Enabling the mitigation of DRAM retention failures via profiling at aggressive conditions Autor Patel, Minesh, Kim, Jeremie S., Mutlu, Onur

“…Modern DRAM-based systems suffer from significant energy and latency penalties due to conservative DRAM refresh standards. Volatile DRAM cells can retain…”
Získat plný text

Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design Autor Qureshi, Moinuddin K., Loh, Gabe H.

“…This paper analyzes the design trade-offs in architecting large-scale DRAM caches. Prior research, including the recent work from Loh and Hill, have organized…”
Získat plný text

Late Breaking Results: Versatile 4:1 Multiplexer Using 1T1R RRAM Crossbar for High Speed In-Memory Computing Autor Vinodh Kumar, B, Kailath, Binsu J

“…This paper presents a high speed NAND based 4:1 Multiplexer (MUX) for various logic operations in a ResistiveRandom access memory crossbar structure…”
Získat plný text

333-eDRAM - 3T Embedded DRAM Leveraging Monolithic 3D Integration of 3 Transistor Types: IGZO, Carbon Nanotube and Silicon FETs Autor Kong, David, Prakash, Shvetank, Kufel, Jedrzej, Kyriazidis, Georgios, Omri, Yasmine, Verity, David, Ozer, Emre, Reddi, Vijay Janapa, Hills, Gage

“… We present an energy- and area-efficient embedded DRAM memory architecture (quantified by EADP: the product of total energy consumption, circuit area footprint and application execution time…”
Získat plný text

MORSE: Memory Overwrite Time Guided Soft - Writes to Improve ReRAM Energy and Endurance Autor Singh, Devesh, Yeung, Donald

“…ReRAM is an attractive main memory technology due to its high density and low idle power…”
Získat plný text

HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging Autor Marazzi, Michele, Sachsenweger, Tristan, Solt, Flavien, Zeng, Peng, Takashi, Kubo, Yarema, Maksym, Razavi, Kaveh

“… Unfortunately, this hinders academic research that focuses on studying or improving DRAM. Without knowing the circuit topology, transistor dimensions, and layout…”
Získat plný text

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands Autor Nam, Hwayong, Baek, Seungmin, Wi, Minbok, Kim, Michael Jaemin, Park, Jaehyun, Song, Chihun, Kim, Nam Sung, Ahn, Jung Ho

“…The demand for precise information on DRAM microarchitectures and error characteristics has surged, driven by the need to explore processing in memory, enhance reliability, and mitigate security vulnerability…”
Získat plný text

Native DRAM Cache: Re-architecting DRAM as a Large-Scale Cache for Data Centers Autor Ryu, Yesin, Kim, Yoojin, Jung, Giyong, Ahn, Jung Ho, Kim, Jungrae

“… These innovations facilitate Caching-In-Memory (CIM) and enable NDC to serve as a high-capacity LLC with high set-associativity, low-latency, high-throughput, and low-energy…”
Získat plný text

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher Autor Ainsworth, Sam, Mukhanov, Lev

“…Temporal prefetching, where correlated pairs of addresses are logged and replayed on repeat accesses, has recently become viable in commercial designs. Arm's…”
Získat plný text

PVC-RAM:Process Variation Aware Charge Domain In-Memory Computing 6T-SRAM for DNNs Autor Shubham, Sai, Pandit, Shubham, Prasad, Kailash, Mekie, Joycee

“…This work introduces PVC-RAM, a process variation aware in-memory computing (IMC) static random-access memory…”
Získat plný text

Monolithic 3D FPGA Design and Synthesis with Back-End-of-Line Configuration Memories Autor Waqar, Faaiq, Zhang, Jiahao, Lu, Anni, He, Zifan, Cong, Jason, Yu, Shimeng

“…) transistors to implement configuration memory and pass gates, significantly improving area, latency, and power efficiency…”
Získat plný text

Asymmetric Predictive Testing for Aging in SRAMs Autor Lin, Yunkun, Li, Mingye, Gupta, Sandeep

“…To avoid corruption of user data, predictive testing methods have been proposed to identify SRAMs likely to fail in the near future due to aging. These methods…”
Získat plný text

Low-Cost 7T-SRAM Compute-In-Memory Design based on Bit-Line Charge-Sharing based Analog-To-Digital Conversion Autor Lee, Kyeongho, Kim, Joonhyung, Park, Jongsun

“…Although compute-in-memory (CIM) is considered as one of the promising solutions to overcome memory wall problem, the variations in analog voltage computation and analog-to-digital-converter (ADC…”
Získat plný text

A Charge-Sharing based 8T SRAM In-Memory Computing for Edge DNN Acceleration Autor Lee, Kyeongho, Cheon, Sungsoo, Jo, Joongho, Choi, Woong, Park, Jongsun

“…) to reduce the hardware cost of an analog readout circuit while supporting higher precision MAC operations…”
Získat plný text

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling Autor Zhang, Qijun, Lu, Yao, Li, Mengming, Xie, Zhiyao

“…Power efficiency is a critical design objective in modern CPU design. Architects need a fast yet accurate architecture-level power evaluation tool to perform…”
Získat plný text

Compact and High-Performance TCAM Based on Scaled Double-Gate FeFETs Autor Liu, Liu, Kumar, Shubham, Thomann, Simon, Amrouch, Hussam, Hu, Xiaobo Sharon

“…Ternary content addressable memory (TCAM), widely used in network routers and high-associativity caches, is gaining popularity in machine learning and data-analytic applications…”
Získat plný text

Die Stacking (3D) Microarchitecture Autor Black, Bryan, Annavaram, Murali, Brekelbaum, Ned, DeVale, John, Jiang, Lei, Loh, Gabriel H., McCaule, Don, Morrow, Pat, Nelson, Donald W., Pantuso, Daniel, Reed, Paul, Rupley, Jeff, Shankar, Sadasivan, Shen, John, Webb, Clair

“…3D die stacking is an exciting new technology that increases transistor density by vertically integrating two or more die with a dense, high-speed interface…”
Získat plný text

PIE-DRAM: Postponing IECC to Enhance DRAM performance with access table Autor Jeon, JaeHwa, Hong, Jae-Youn, Kim, Sunghoon, Choi, Insu, Yang, Joon-Sung

“…This paper proposes a novel memory architecture, PIE-DRAM, to mitigate the performance overhead caused by IECC…”
Získat plný text