Výsledky vyhledávání - Hardware Integrated circuits Reconfigurable logic and FPGAs Hardware accelerators

Interview – Design: ‘An FPGA Is A Reconfigurable Integrated Circuit Used To Implement Complex Logic Functions’

Získat plný text

Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems : Design of circuits and integrated systems Autor SILVA, M. L, FERREIRA, J. C

Získat plný text

US Patent Issued to EASY-LOGIC TECHNOLOGY on Aug. 9 for "Methods and apparatus for removing functional bugs and hardware trojans for integrated circuits implemented by field programmable gate array (FPGA)" (Chinese Inventors)

Získat plný text

Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration Autor Genc, Hasan, Kim, Seah, Amid, Alon, Haj-Ali, Ameer, Iyer, Vighnesh, Prakash, Pranav, Zhao, Jerry, Grubb, Daniel, Liew, Harrison, Mao, Howard, Ou, Albert, Schmidt, Colin, Steffl, Samuel, Wright, John, Stoica, Ion, Ragan-Kelley, Jonathan, Asanovic, Krste, Nikolic, Borivoje, Shao, Yakun Sophia

“…DNN accelerators are often developed and evaluated in isolation without considering the cross-stack, system-level effects in real-world environments…”
Získat plný text

Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology Autor Seshadri, Vivek, Lee, Donghyuk, Mullins, Thomas, Hassan, Hasan, Boroumand, Amirali, Kim, Jeremie, Kozuch, Michael A., Mutlu, Onur, Gibbons, Phillip B., Mowry, Todd C.

“…, CPU, GPU, FPGA, processing-in-memory). To overcome this bottleneck, we propose Ambit, an Accelerator-in-Memory for bulk bitwise operations…”
Získat plný text

GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm Autor Kao, Sheng-Chun, Krishna, Tushar

“…DNN layers are multi-dimensional loops that can be ordered, tiled, and scheduled in myriad ways across space and time on DNN accelerators…”
Získat plný text

ANT: Exploiting Adaptive Numerical Data Type for Low-bit Deep Neural Network Quantization Autor Guo, Cong, Zhang, Chen, Leng, Jingwen, Liu, Zihan, Yang, Fan, Liu, Yunxin, Guo, Minyi, Zhu, Yuhao

“… Even though this line of work brings algorithmic benefits, it also introduces significant hardware overheads due to variable-length encoding…”
Získat plný text

CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators Autor Boroumand, Amirali, Ghose, Saugata, Patel, Minesh, Hassan, Hasan, Lucia, Brandon, Ausavarungnirun, Rachata, Hsieh, Kevin, Hajinazar, Nastaran, Malladi, Krishna T., Zheng, Hongzhong, Mutlu, Onur

“…Specialized on-chip accelerators are widely used to improve the energy efficiency of computing systems…”
Získat plný text

Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design Autor Fan, Hongxiang, Chau, Thomas, Venieris, Stylianos I., Lee, Royson, Kouris, Alexandros, Luk, Wayne, Lane, Nicholas D., Abdelfattah, Mohamed S.

“…) demands excessive computational and memory resources, which often compromises their hardware performance…”
Získat plný text

NAAS: Neural Accelerator Architecture Search Autor Lin, Yujun, Yang, Mengtian, Han, Song

“…Data-driven, automatic design space exploration of neural accelerator architecture is desirable for specialization and productivity…”
Získat plný text

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks Autor Boroumand, Amirali, Ghose, Saugata, Akin, Berkin, Narayanaswami, Ravi, Oliveira, Geraldo F., Ma, Xiaoyu, Shiu, Eric, Mutlu, Onur

“…Emerging edge computing platforms often contain machine learning (ML) accelerators that can accelerate inference for a wide range of neural network (NN) models…”
Získat plný text

Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks Autor Chen Zhang, Zhenman Fang, Peipei Zhou, Peichen Pan, Jason Cong

“… In this paper we design and implement Caffeine, a hardware/software co-designed library to efficiently accelerate the entire CNN on FPGAs…”
Získat plný text

CrossLight: A Cross-Layer Optimized Silicon Photonic Neural Network Accelerator Autor Sunny, Febin, Mirza, Asif, Nikdast, Mahdi, Pasricha, Sudeep

“…Domain-specific neural network accelerators have seen growing interest in recent years due to their improved energy efficiency and performance compared to CPUs and GPUs…”
Získat plný text

DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text Generation Autor Hong, Seongmin, Moon, Seungjae, Kim, Junsoo, Lee, Sungjae, Kim, Minsub, Lee, Dongsoo, Kim, Joo-Young

“… to its sequential characteristic. Therefore, an efficient hardware platform is required to address the high…”
Získat plný text

PolySA: Polyhedral-Based Systolic Array Auto-Compilation Autor Cong, Jason, Wang, Jie

“…Automatic systolic array generation has long been an interesting topic due to the need to reduce the lengthy development cycles of manual designs. Existing…”
Získat plný text

Laconic Deep Learning Inference Acceleration Autor Sharify, Sayeh, Lascorz, Alberto Delmas, Mahmoud, Mostafa, Nikolic, Milos, Siu, Kevin, Stuart, Dylan Malone, Poulos, Zissis, Moshovos, Andreas

“…). This method produces numerically identical results and does not affect overall accuracy. We present Laconic, a hardware accelerator that implements this approach to boost energy efficiency for inference with Deep Learning Networks…”
Získat plný text

DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA Autor Luo, Yukui, Gongye, Cheng, Fei, Yunsi, Xu, Xiaolin

“…), such virtualization environments have posed many new security issues. This work investigates the integrity of DNN FPGA accelerators in clouds…”
Získat plný text

SODA: Stencil with Optimized Dataflow Architecture Autor Chi, Yuze, Cong, Jason, Wei, Peng, Zhou, Peipei

“… Such kernels are often offloaded to FPGAs to take advantages of the efficiency of dedicated hardware…”
Získat plný text

DSPlacer: DSP Placement for FPGA-based CNN Accelerator Autor Xie, Baohui, Zhu, Xinrui, Lu, Zhiyuan, Pu, Yuan, Wu, Tongkai, Zou, Xiaofeng, Yu, Bei, Chen, Tinghuan

“…Deploying convolutional neural networks (CNNs) on hardware platforms like Field Programmable Gate Arrays (FPGAs…”
Získat plný text

High-Performance FPGA-based Accelerator for Bayesian Neural Networks Autor Fan, Hongxiang, Ferianc, Martin, Rodrigues, Miguel, Zhou, Hongyu, Niu, Xinyu, Luk, Wayne

“… This work proposes a novel FPGA based hardware architecture to accelerate BNNs inferred through Monte Carlo Dropout…”
Získat plný text