High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications
This book is a step-by-step tutorial on how to design a low-power, high-resolution (not less than 12 bit), and high-speed (not less than 200 MSps) integrated CMOS analog-to-digital (AD) converter, to respond to the challenge from the rapid growth of IoT. The discussion includes design techniques on...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Elektronický zdroj E-kniha |
| Jazyk: | angličtina |
| Vydáno: |
Cham :
Springer International Publishing,
2018.
|
| Vydání: | 1st ed. 2018. |
| Edice: | Analog Circuits and Signal Processing,
|
| Témata: | |
| ISBN: | 9783319620121 |
| ISSN: | 1872-082X |
| On-line přístup: |
|
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 003 | SK-BrCVT | ||
| 005 | 20220618121139.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 170802s2018 gw | s |||| 0|eng d | ||
| 020 | |a 9783319620121 | ||
| 024 | 7 | |a 10.1007/978-3-319-62012-1 |2 doi | |
| 035 | |a CVTIDW10061 | ||
| 040 | |a Springer-Nature |b eng |c CVTISR |e AACR2 | ||
| 041 | |a eng | ||
| 100 | 1 | |a Li, Weitao. |4 aut | |
| 245 | 1 | 0 | |a High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications |h [electronic resource] / |c by Weitao Li, Fule Li, Zhihua Wang. |
| 250 | |a 1st ed. 2018. | ||
| 260 | 1 | |a Cham : |b Springer International Publishing, |c 2018. | |
| 300 | |a XIV, 171 p. 141 illus., 56 illus. in color. |b online resource. | ||
| 490 | 1 | |a Analog Circuits and Signal Processing, |x 1872-082X | |
| 500 | |a Engineering | ||
| 505 | 0 | |a Introduction -- ADC Architecture -- Reference Voltage Buffer -- Amplification -- Comparator -- Calibration -- Design Case -- Contributions and Future Directions. | |
| 516 | |a text file PDF | ||
| 520 | |a This book is a step-by-step tutorial on how to design a low-power, high-resolution (not less than 12 bit), and high-speed (not less than 200 MSps) integrated CMOS analog-to-digital (AD) converter, to respond to the challenge from the rapid growth of IoT. The discussion includes design techniques on both the system level and the circuit block level. In the architecture level, the power-efficient pipelined AD converter, the hybrid AD converter and the time-interleaved AD converter are described. In the circuit block level, the reference voltage buffer, the opamp, the comparator, and the calibration are presented. Readers designing low-power and high-performance AD converters won't want to miss this invaluable reference. Provides an in-depth introduction to the newest design techniques for the power-efficient, high-resolution (not less than 12 bit), and high-speed (not less than 200 MSps) AD converter; Presents three types of power-efficient architectures of the high-resolution and high-speed AD converter; Discusses the relevant circuit blocks (i.e., the reference voltage buffer, the opamp, and the comparator) in two aspects, relaxing the requirements and improving the performance. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Electronics. | |
| 650 | 0 | |a Microelectronics. | |
| 856 | 4 | 0 | |u http://hanproxy.cvtisr.sk/han/cvti-ebook-springer-eisbn-978-3-319-62012-1 |y Vzdialený prístup pre registrovaných používateľov |
| 910 | |b ZE07341 | ||
| 919 | |a 978-3-319-62012-1 | ||
| 974 | |a andrea.lebedova |f Elektronické zdroje | ||
| 992 | |a SUD | ||
| 999 | |c 276363 |d 276363 | ||