Design Techniques for Mash Continuous-Time Delta-Sigma Modulators

This book describes a circuit architecture for converting real analog signals into a digital format, suitable for digital signal processors. This architecture, referred to as multi-stage noise-shaping (MASH) Continuous-Time Sigma-Delta Modulators (CT-ΔΣM), has the potential to provide better digital...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autor: Liu, Qiyuan (Autor)
Médium: Elektronický zdroj E-kniha
Jazyk:angličtina
Vydáno: Cham : Springer International Publishing, 2018.
Vydání:1st ed. 2018.
Témata:
ISBN:9783319772257
On-line přístup: Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

MARC

LEADER 00000nam a22000005i 4500
003 SK-BrCVT
005 20220618120047.0
007 cr nn 008mamaa
008 180327s2018 gw | s |||| 0|eng d
020 |a 9783319772257 
024 7 |a 10.1007/978-3-319-77225-7  |2 doi 
035 |a CVTIDW08341 
040 |a Springer-Nature  |b eng  |c CVTISR  |e AACR2 
041 |a eng 
100 1 |a Liu, Qiyuan.  |4 aut 
245 1 0 |a Design Techniques for Mash Continuous-Time Delta-Sigma Modulators  |h [electronic resource] /  |c by Qiyuan Liu, Alexander Edward, Carlos Briseno-Vidrios, Jose Silva-Martinez. 
250 |a 1st ed. 2018. 
260 1 |a Cham :  |b Springer International Publishing,  |c 2018. 
300 |a XVI, 208 p. 184 illus., 71 illus. in color.  |b online resource. 
500 |a Engineering  
505 0 |a Introduction -- Analog-To-Digital and Digital-To-Analog Converters -- Delta-Sigma Modulators -- Design Considerations Of Mash CT-ΔΣM -- A 43 mW MASH 2-2 CT ΔΣ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40nm CMOS -- A 50-MHz BW 67.3-dB SNDR MASH 1-1-1 CT ΔΣ Modulator with FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS -- A 4-Bit Continuous-Time ΔΣ Modulator with Fully Digital Quantizer Noise Reduction Algorithm Employing a 7-bit Quantizer -- Conclusion. 
516 |a text file PDF 
520 |a This book describes a circuit architecture for converting real analog signals into a digital format, suitable for digital signal processors. This architecture, referred to as multi-stage noise-shaping (MASH) Continuous-Time Sigma-Delta Modulators (CT-ΔΣM), has the potential to provide better digital data quality and achieve better data rate conversion with lower power consumption. The authors not only cover MASH continuous-time sigma delta modulator fundamentals, but also provide a literature review that will allow students, professors, and professionals to catch up on the latest developments in related technology. 
650 0 |a Electronic circuits. 
650 0 |a Microprocessors. 
650 0 |a Signal processing. 
650 0 |a Image processing. 
650 0 |a Speech processing systems. 
856 4 0 |u http://hanproxy.cvtisr.sk/han/cvti-ebook-springer-eisbn-978-3-319-77225-7  |y Vzdialený prístup pre registrovaných používateľov 
910 |b ZE05621 
919 |a 978-3-319-77225-7 
974 |a andrea.lebedova  |f Elektronické zdroje 
992 |a SUD 
999 |c 274363  |d 274363