Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip
This book pioneers the field of gain-cell embedded DRAM (GC-eDRAM) design for low-power VLSI systems-on-chip (SoCs). Novel GC-eDRAMs are specifically designed and optimized for a range of low-power VLSI SoCs, ranging from ultra-low power to power-aware high-performance applications. After a detailed...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Elektronický zdroj E-kniha |
| Jazyk: | angličtina |
| Vydáno: |
Cham :
Springer International Publishing,
2018.
|
| Vydání: | 1st ed. 2018. |
| Témata: | |
| ISBN: | 9783319604022 |
| On-line přístup: |
|
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 003 | SK-BrCVT | ||
| 005 | 20220618120022.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 170706s2018 gw | s |||| 0|eng d | ||
| 020 | |a 9783319604022 | ||
| 024 | 7 | |a 10.1007/978-3-319-60402-2 |2 doi | |
| 035 | |a CVTIDW09592 | ||
| 040 | |a Springer-Nature |b eng |c CVTISR |e AACR2 | ||
| 041 | |a eng | ||
| 100 | 1 | |a Meinerzhagen, Pascal. |4 aut | |
| 245 | 1 | 0 | |a Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip |h [electronic resource] / |c by Pascal Meinerzhagen, Adam Teman, Robert Giterman, Noa Edri, Andreas Burg, Alexander Fish. |
| 250 | |a 1st ed. 2018. | ||
| 260 | 1 | |a Cham : |b Springer International Publishing, |c 2018. | |
| 300 | |a IX, 146 p. 84 illus. in color. |b online resource. | ||
| 500 | |a Engineering | ||
| 505 | 0 | |a Motivation -- Introduction to Gain-Cell Based eDRAMs (GC-eDRAMs) -- GC-eDRAMs Operated at Scaled Supply Voltages -- Near-VT GC-eDRAM Implementations with Extended Retention Times -- Aggressive Technology and Voltage Scaling (to Sub-VT Domain) -- Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications -- 4T Gain-Cell with Internal-Feedback for Ultra-Low Retention Power at Scaled CMOS Nodes -- Multilevel GC-eDRAM (MLGC-eDRAM) -- Soft Error Tolerant Low Power 4T Gain-Cell Array with Multi-Bit Error Detection and Correction -- Conclusions. | |
| 516 | |a text file PDF | ||
| 520 | |a This book pioneers the field of gain-cell embedded DRAM (GC-eDRAM) design for low-power VLSI systems-on-chip (SoCs). Novel GC-eDRAMs are specifically designed and optimized for a range of low-power VLSI SoCs, ranging from ultra-low power to power-aware high-performance applications. After a detailed review of prior-art GC-eDRAMs, an analytical retention time distribution model is introduced and validated by silicon measurements, which is key for low-power GC-eDRAM design. The book then investigates supply voltage scaling and near-threshold voltage (NTV) operation of a conventional gain cell (GC), before presenting novel GC circuit and assist techniques for NTV operation, including a 3-transistor full transmission-gate write port, reverse body biasing (RBB), and a replica technique for optimum refresh timing. Next, conventional GC bitcells are evaluated under aggressive technology and voltage scaling (down to the subthreshold domain), before novel bitcells for aggressively scaled CMOS nodes and soft-error tolerance as presented, including a 4-transistor GC with partial internal feedback and a 4-transistor GC with built-in redundancy. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Computer memory systems. | |
| 650 | 0 | |a Electronics. | |
| 650 | 0 | |a Microelectronics. | |
| 856 | 4 | 0 | |u http://hanproxy.cvtisr.sk/han/cvti-ebook-springer-eisbn-978-3-319-60402-2 |y Vzdialený prístup pre registrovaných používateľov |
| 910 | |b ZE06872 | ||
| 919 | |a 978-3-319-60402-2 | ||
| 974 | |a andrea.lebedova |f Elektronické zdroje | ||
| 992 | |a SUD | ||
| 999 | |c 274287 |d 274287 | ||