Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
This book provides a comprehensive discussion of UML/OCL methods and design flow, for automatic validation and verification of hardware and software systems. While the presented flow focuses on using satisfiability solvers, the authors also describe how these methods can be used for any other automa...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Elektronický zdroj E-kniha |
| Jazyk: | angličtina |
| Vydáno: |
Cham :
Springer International Publishing,
2018.
|
| Vydání: | 1st ed. 2018. |
| Témata: | |
| ISBN: | 9783319728148 |
| On-line přístup: |
|
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 003 | SK-BrCVT | ||
| 005 | 20220618115245.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 180122s2018 gw | s |||| 0|eng d | ||
| 020 | |a 9783319728148 | ||
| 024 | 7 | |a 10.1007/978-3-319-72814-8 |2 doi | |
| 035 | |a CVTIDW07076 | ||
| 040 | |a Springer-Nature |b eng |c CVTISR |e AACR2 | ||
| 041 | |a eng | ||
| 100 | 1 | |a Przigoda, Nils. |4 aut | |
| 245 | 1 | 0 | |a Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers |h [electronic resource] / |c by Nils Przigoda, Robert Wille, Judith Przigoda, Rolf Drechsler. |
| 250 | |a 1st ed. 2018. | ||
| 260 | 1 | |a Cham : |b Springer International Publishing, |c 2018. | |
| 300 | |a XII, 255 p. 16 illus., 5 illus. in color. |b online resource. | ||
| 500 | |a Engineering | ||
| 516 | |a text file PDF | ||
| 520 | |a This book provides a comprehensive discussion of UML/OCL methods and design flow, for automatic validation and verification of hardware and software systems. While the presented flow focuses on using satisfiability solvers, the authors also describe how these methods can be used for any other automatic reasoning engine. Additionally, the design flow described is applied to a broad variety of validation and verification tasks. The authors also cover briefly how non-functional properties such as timing constraints can be handled with the described flow. Provides a general flow and description for the validation and verification of UML/OCL models; Demonstrates a detailed realization of the general flow using satisfiability solvers; Includes a case study that presents the possibilities of the state-of-the-art approaches. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Microprocessors. | |
| 650 | 0 | |a Electronics. | |
| 650 | 0 | |a Microelectronics. | |
| 856 | 4 | 0 | |u http://hanproxy.cvtisr.sk/han/cvti-ebook-springer-eisbn-978-3-319-72814-8 |y Vzdialený prístup pre registrovaných používateľov |
| 910 | |b ZE04356 | ||
| 919 | |a 978-3-319-72814-8 | ||
| 974 | |a andrea.lebedova |f Elektronické zdroje | ||
| 992 | |a SUD | ||
| 999 | |c 272900 |d 272900 | ||