Symbolic Parallelization of Nested Loop Programs
This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, fo...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Elektronický zdroj E-kniha |
| Jazyk: | angličtina |
| Vydáno: |
Cham :
Springer International Publishing,
2018.
|
| Vydání: | 1st ed. 2018. |
| Témata: | |
| ISBN: | 9783319739090 |
| On-line přístup: |
|
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 003 | SK-BrCVT | ||
| 005 | 20220618103357.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 180222s2018 gw | s |||| 0|eng d | ||
| 020 | |a 9783319739090 | ||
| 024 | 7 | |a 10.1007/978-3-319-73909-0 |2 doi | |
| 035 | |a CVTIDW14534 | ||
| 040 | |a Springer-Nature |b eng |c CVTISR |e AACR2 | ||
| 041 | |a eng | ||
| 100 | 1 | |a Tanase, Alexandru-Petru. |4 aut | |
| 245 | 1 | 0 | |a Symbolic Parallelization of Nested Loop Programs |h [electronic resource] / |c by Alexandru-Petru Tanase, Frank Hannig, Jürgen Teich. |
| 250 | |a 1st ed. 2018. | ||
| 260 | 1 | |a Cham : |b Springer International Publishing, |c 2018. | |
| 300 | |a XII, 176 p. 33 illus. in color. |b online resource. | ||
| 500 | |a Engineering | ||
| 505 | 0 | |a Introduction -- Fundamentals and Compiler Framework -- Symbolic Parallelization -- Symbolic Multi‐level Parallelization -- On‐demand Fault‐tolerant Loop Processing -- Conclusions. | |
| 516 | |a text file PDF | ||
| 520 | |a This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime symbolic parallelization approach the authors describe reduces significantly the runtime overhead, compared to dynamic or just‐in-time compilation. The new, on‐demand fault‐tolerant loop processing approach described in this book protects loop nests for parallel execution against soft errors. . | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Microprocessors. | |
| 650 | 0 | |a Electronics. | |
| 650 | 0 | |a Microelectronics. | |
| 856 | 4 | 0 | |u http://hanproxy.cvtisr.sk/han/cvti-ebook-springer-eisbn-978-3-319-73909-0 |y Vzdialený prístup pre registrovaných používateľov |
| 910 | |b ZE11814 | ||
| 919 | |a 978-3-319-73909-0 | ||
| 974 | |a andrea.lebedova |f Elektronické zdroje | ||
| 992 | |a SUD | ||
| 999 | |c 245514 |d 245514 | ||