FASTER: Facilitating analysis and synthesis technologies for effective reconfiguration
Saved in:
| Title: | FASTER: Facilitating analysis and synthesis technologies for effective reconfiguration |
|---|---|
| Authors: | Pnevmatikatos, Dionisios N., Becker, T., Brokalakis, A., Bruneel, K., Gaydadjiev, Georgi, 1964, Luk, W., Papadimitriou, Kyprianos D., Papaefstathiou, Ioannis, Pell, O., Pilato, Christian, 1982, Robart, M., Santambrogio, M. D., Sciuto, Donatella, Stroobandt, D., Todman, T. |
| Source: | Facilitating Analysis and Synthesis Technologies\nfor Effective Reconfiguration (FASTER) 15th Euromicro Conference on Digital System Design, DSD 2012; Cesme, Izmir; Turkey; 5 September 2012 through 8 September 2012. :234-241 |
| Subject Terms: | reconfigurable computing, run-time reconfiguration, tools for reconfiguration, relocation, partial reconfiguration, run-time system |
| Description: | The FASTER project aims to ease the definition, implementation and use of dynamically changing hardware systems. Our motivation stems from the promise reconfigurable systems hold for achieving better performance and extending product functionality and lifetime via the addition of new features that work at hardware speed. This is a clear advantage over the more straightforward software component adaptivity. However, designing a changing hardware system is both challenging and time consuming. The FASTER project will facilitate the use of reconfigurable technology by providing a complete methodology that enables designers to easily specify, analyse, implement and verify applications on platforms with general-purpose processors and acceleration modules implemented in the latest reconfigurable technology. To better adapt to different application requirements, the tool-chain will support both region-based and micro-reconfiguration and provide a flexible run-time system that will efficiently manage the reconfigurable resources. We will use applications from the embedded, high performance computing, and desktop domains to demonstrate the potential benefits of the FASTER tools on metrics such as performance, power consumption and total ownership cost. |
| File Description: | electronic |
| Access URL: | https://research.chalmers.se/publication/174055 http://publications.lib.chalmers.se/records/fulltext/174055/local_174055.pdf |
| Database: | SwePub |
Full Text Finder 
Nájsť tento článok vo Web of Science | Abstract: | The FASTER project aims to ease the definition, implementation and use of dynamically changing hardware systems. Our motivation stems from the promise reconfigurable systems hold for achieving better performance and extending product functionality and lifetime via the addition of new features that work at hardware speed. This is a clear advantage over the more straightforward software component adaptivity. However, designing a changing hardware system is both challenging and time consuming. The FASTER project will facilitate the use of reconfigurable technology by providing a complete methodology that enables designers to easily specify, analyse, implement and verify applications on platforms with general-purpose processors and acceleration modules implemented in the latest reconfigurable technology. To better adapt to different application requirements, the tool-chain will support both region-based and micro-reconfiguration and provide a flexible run-time system that will efficiently manage the reconfigurable resources. We will use applications from the embedded, high performance computing, and desktop domains to demonstrate the potential benefits of the FASTER tools on metrics such as performance, power consumption and total ownership cost. |
|---|---|
| ISBN: | 0769547982 9780769547985 |
| DOI: | 10.1109/DSD.2012.59 |