Methods and algorithms for joint channel-code decoding of linear block codes
Saved in:
| Title: | Methods and algorithms for joint channel-code decoding of linear block codes |
|---|---|
| Patent Number: | 8,516,332 |
| Publication Date: | August 20, 2013 |
| Appl. No: | 13/608390 |
| Application Filed: | September 10, 2012 |
| Abstract: | Circuits, architectures, methods and algorithms for joint channel-code decoding of linear block codes, and more particularly, for identifying and correcting one or more errors in a code word and/or for encoding CRC (or parity) information. In one aspect, the invention focuses on use of (i) remainders, syndromes or other polynomials and (ii) Gaussian elimination to determine and correct errors. Although this approach may be suboptimal, the present error checking and/or detection scheme involves simpler computations and/or manipulations than conventional schemes, and is generally easier to implement logically. Since the complexity of parity-based error correction schemes increases disproportionately to the number of potential error events, the present invention meets a long-felt need for a scheme to manage error detection and/or correction in systems (such as magnetic recording applications) where there may be a relatively large number of likely error events, thereby advantageously improving reliability and/or performance in channel communications. |
| Inventors: | Burd, Gregory (San Jose, CA, US); Wu, Zining (Los Altos, CA, US) |
| Assignees: | Marvell International Ltd. (Hamilton, BE) |
| Claim: | 1. A circuit comprising: logic configured to: insert dummy linear parity information segments at or between a plurality of positions in a data block; and output a dummy-padded data block; encoding circuitry configured to compute actual linear parity information for the data block; and control circuitry configured to substitute portions of the actual linear parity information for the dummy linear parity information segments in the dummy-padded data block. |
| Claim: | 2. The circuit of claim 1 , wherein the encoding circuitry comprises: remainder logic configured to compute a remainder for the dummy-padded data block; and parity computing logic configured to provide the actual linear parity information portions to the control circuitry. |
| Claim: | 3. The circuit of claim 1 , further comprising a buffer configured to receive the dummy-padded data block and provide the dummy-padded data block to the control circuitry. |
| Claim: | 4. The circuit of claim 1 , wherein the control circuitry comprises a multiplexer. |
| Claim: | 5. The circuit of claim 1 , wherein the linear parity information comprises CRC information. |
| Claim: | 6. The circuit of claim 1 further comprising a channel encoder configured to generate the data block. |
| Claim: | 7. The circuit of claim 6 , wherein the channel encoder comprises a run length limited (RLL) encoder, wherein the run length limited (RLL) encoder is configured to encode data according to a plurality of coding constraints. |
| Claim: | 8. A method of encoding linear parity information for a data block, the method comprising: inserting dummy linear parity information segments at or between a plurality of predetermined positions in the data block to generate a dummy-padded data block; computing actual linear parity information for the data block; and substituting corresponding segments of the actual linear parity information for the dummy linear parity information in the plurality of predetermined positions in the dummy-padded data block to generate a linear parity encoded data block. |
| Claim: | 9. The method of claim 8 , wherein the linear parity information comprises a remainder generated by dividing the data block by a generator polynomial. |
| Claim: | 10. The method of claim 8 , wherein the data block comprises a run length limited (RLL) code. |
| Claim: | 11. A non-transitory computer program containing a set of instructions which, when executed by a processing device configured to execute computer-readable instructions, is configured to perform the method of claim 8 . |
| Claim: | 12. The method of claim 8 , wherein the linear parity information comprises CRC information. |
| Claim: | 13. The method of claim 8 , wherein computing the actual linear parity information comprises computing a remainder for the dummy-padded data block. |
| Claim: | 14. The method of claim 13 , wherein the actual linear parity information consists of the remainder, and segments of the remainder have a length equal to the dummy linear parity information segments. |
| Current U.S. Class: | 714/752 |
| Patent References Cited: | 4916702 April 1990 Berlekamp 5471486 November 1995 Baggen et al. 5771244 June 1998 Reed et al. 5802078 September 1998 Urabe et al. 6040953 March 2000 Malone et al. 6427220 July 2002 Vityaev 6456208 September 2002 Nazari et al. 6473010 October 2002 Vityaev et al. 6505320 January 2003 Turk et al. 6526530 February 2003 Nazari et al. 6530060 March 2003 Vis et al. 6543023 April 2003 Bessios 6631490 October 2003 Shimoda 6633856 October 2003 Richardson et al. 6711225 March 2004 Sutardja et al. 6789227 September 2004 De Souza et al. 6823487 November 2004 Poeppelman 6895547 May 2005 Eleftheriou et al. 6931585 August 2005 Burd et al. 6981201 December 2005 Reggiani et al. 6986098 January 2006 Poeppelman et al. 7089483 August 2006 McEwen et al. 7127659 October 2006 Richardson et al. 7155660 December 2006 Burd 7174485 February 2007 Silvus 7184486 February 2007 Wu et al. 7200795 April 2007 Stek et al. 7228485 June 2007 Wu et al. 7260766 August 2007 Levy et al. 7302621 November 2007 Edmonston et al. 7571372 August 2009 Burd et al. 7590920 September 2009 Yang et al. 7765458 July 2010 Yang et al. 7861131 December 2010 Xu et al. 2002/0051501 May 2002 Demjanenko et al. 2003/0014718 January 2003 De Souza et al. 2004/0034828 February 2004 Hocevar 2004/0240590 December 2004 Cameron et al. 2005/0160351 July 2005 Ko et al. 2005/0283709 December 2005 Kyung et al. 2006/0026486 February 2006 Richardson et al. 2006/0107193 May 2006 Park et al. 2006/0156163 July 2006 Berens et al. 2006/0156169 July 2006 Shen et al. 2007/0043997 February 2007 Yang et al. 2007/0044006 February 2007 Yang et al. 2008/0022194 January 2008 Siegel et al. |
| Other References: | 802.11n; IEEE P802.11-04/0889r6; Wireless LANs, TGn Sync Proposal Technical Specification; May 2005; 131 pages. cited by applicant ANSI/IEEE Std 802.11, 1999 Edition; Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications; LAN/MAN Standards Committee of the IEEE Computer Society; 531 pages. cited by applicant Chaichanavong, P. et al., “Tensor-Product Parity Code for Magnetic Recording”; IEEE Transactions on Magnetics, vol. 42, No. 2, pp. 350-352, Feb. 2006. cited by applicant Cideciyan, R. et al., “Noise Predictive Maximum Likelihood Detection Combined with Parity-Based Post-Processing”; IEEE Transactions on Magnetics, vol. 37, No. 2, pp. 714-720, Mar. 2001. cited by applicant Conway, T., “A New Target Response with Parity Coding for High Density Magnetic Recording Channels”; IEEE Transactions on Magnetics, vol. 34, No. 4, pp. 2382-2386, Jul. 1998. cited by applicant Fan, J.L. et al., “A Modified Concatenated Coding Scheme, with Applications to Magnetic Data Storage”; IEEE Transactions on Information Theory, vol. 44, No. 4, pp. 1565-1574, Jul. 1998. cited by applicant Feng, W. et al., “On the Performance of Parity Codes in Magnetic Recording Systems”; pp. 1877-1881, 2000 IEEE. cited by applicant IEEE 802.20-PD-06, IEEE P 802.20 V14, Jul. 16, 2004, Draft 802.20 Permanent Document, System Requirements for IEEE 802.20 Mobile Broadband Wireless Access Systems—Version 14, 23 pages. cited by applicant IEEE P802.11g/D8.2, Apr. 2003 (Supplement to ANSI/IEEE Std 802.11-1999(Reaff.2003)); Draft Supplement to Standard [for] Information Technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher Data Rate Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 69 pages. cited by applicant IEEE Std 802.11a-1999 (Supplement to IEEE Std 802.11-1999) [Adopted by ISO/IEC and redesignated as ISO/IEC 8802-11: 1999/Amd 1:2000(E)]; Supplement to IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications High-speed Physical Layer in the 5 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 91 pages. cited by applicant IEEE Std 802.11b-1999 (Supplement to IEEE Std 802.11-1999 Edition); Supplement to IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Higher-Speed Physical Layer Extension in The 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; Sep. 16, 1999 IEEE-SA Standards Board; 96 pages. cited by applicant IEEE Std 802.11b-1999/Cor 1-2001 (Corrigendum to IEEE Std 802.11-1999); IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications Amendment 2: Higher-Speed Physical Layer (PHY) extension in the 2.4 GHz Band—Corrigendum 1; LAN/MAN Standards Committee of the IEEE Computer Society; Nov. 7, 2001; 23 pages. cited by applicant IEEE Std 802.11g/D2.8, May 2002 (Supplement to ANSI/IEEE Std 802.11, 1999 Edition) Draft Supplement to Standard [for] Information Technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher-Speed Physical Layer Extension in the 2.4 GHz Band; LAN/MAN Standards Committee of the IEEE Computer Society; 47 pages. cited by applicant IEEE Std 802.11h-2003 (Amendment to IEEE Std 802.11, 1999 Edition (Reaff 2003)); as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, 802.11d2001, and 802.11g-2003; IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications Amendment 5: Spectrum and Transmit Power Management Extensions in the 5 GHz band in Europe; IEEE Computer Society LAN/MAN Standards Committee; Oct. 14, 2003; 75 pages. cited by applicant IEEE Std 802.16/2004 (Revision of IEEE Std 802.16-2001) IEE Standard for Local and metropolitan area networks; Part 16: Air Interface for Fixed Broadband Wireless Access Systems; IEEE Computer Society and the IEEE Microwave Theory and Techniquest Society; Oct. 1, 2004; 893 pages. cited by applicant K.A.S. Immink, Codes for Mass Data Storage Systems; pp. 221-223, 1991. cited by applicant Li, Z. et al; “Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes”; IEEE Transactions on Communications, vol. 54, No. 1, Jan. 2006; pp. 71-81. cited by applicant Marcus, B. et al., “Finite-State Modulation Codes for Data Storage”; IEEE Journal on Selected Areas in Communications, vol. 10, No. 1, pp. 5-37, Jan. 1992. cited by applicant Morita, T. et al., “Efficiency of Short LDPC Codes Combined with Long Reed-Solomon Codes for Magnetic Recording Channels”; IEEE Transactions on Magnetics, vol. 40, No. 4, pp. 3078-3080, Jul. 2004. cited by applicant Ryan, W. et al., “Performance of High Rate Turbo Codes on a PR4-Equalized Magnetic Recording Channel”; pp. 947-951, 1998 IEEE. cited by applicant Specification of the Bluetooth System—Specification vol. 0; Master Table of Contents & Compliance Requirements; Covered Core Package version: 2.0 +EDR; Current Master TOC issued: Nov. 4, 2004; Part A, pp. 1-74; vol. 1, pp. 1-92; vol. 2 & 3, pp. 1-814; vol. 4, pp. 1-250. cited by applicant U.S. Appl. No. 11/449,066; “Tensor Product Codes Containing an Iterative Code”, Jun. 7, 2006; 71 pages. cited by applicant U.S. Appl. No. 11/518,020; “Error Pattern Generation for Trellis-Based Detection and/or Decoding”; Sep. 8, 2006; 95 pages. cited by applicant Widmer, A.X. et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code”; IBM J. Res. Develop., vol. 27, No. 5, pp. 440-451, Sep. 1983. cited by applicant |
| Primary Examiner: | Baker, Stephen M |
| Accession Number: | edspgr.08516332 |
| Database: | USPTO Patent Grants |
| Abstract: | Circuits, architectures, methods and algorithms for joint channel-code decoding of linear block codes, and more particularly, for identifying and correcting one or more errors in a code word and/or for encoding CRC (or parity) information. In one aspect, the invention focuses on use of (i) remainders, syndromes or other polynomials and (ii) Gaussian elimination to determine and correct errors. Although this approach may be suboptimal, the present error checking and/or detection scheme involves simpler computations and/or manipulations than conventional schemes, and is generally easier to implement logically. Since the complexity of parity-based error correction schemes increases disproportionately to the number of potential error events, the present invention meets a long-felt need for a scheme to manage error detection and/or correction in systems (such as magnetic recording applications) where there may be a relatively large number of likely error events, thereby advantageously improving reliability and/or performance in channel communications. |
|---|