Reification: A Process to Configure Java Realtime Processors
Uložené v:
| Názov: | Reification: A Process to Configure Java Realtime Processors |
|---|---|
| Autori: | Heath, John Huddleston |
| Zdroj: | Dissertations |
| Informácie o vydavateľovi: | The Aquila Digital Community |
| Rok vydania: | 2012 |
| Zbierka: | The University of Southern Mississippi: The Aquila Digital Community |
| Predmety: | real-time systems, WCET, cache and instruction pipelining, Computer Sciences, Physics |
| Popis: | Real-time systems require stringent requirements both on the processor and the software application. The primary concern is speed and the predictability of execution times. In all real-time applications the developer must identify and calculate the worst case execution times (WCET) of their software. In almost all cases the processor design complexity impacts the analysis when calculating the WCET. Design features which impact this analysis include cache and instruction pipelining. With both cache and pipelining the time taken for a particular instruction can vary depending on cache and pipeline contents. When calculating the WCET the developer must ignore the speed advantages from these enhancements and use the normal instruction timings. This investigation is about a Java processor targeted to run within an FPGA environment (Java soft chip) supporting Java real-time applications. The investigation focuses on a simple processor design that allows simple analysis of WCET. The processor design has no cache and no instruction pipeline enhancements yet achieves higher performance than existing designs with these enhancements. The investigation centers on a process that translates Java byte codes and folds these translated codes into a modified Harvard Micro Controller (HMC). The modifications include better alignment with the application code and take advantage of the FPGA’s parallel capability. A prototyped ontology is used where the top level categories defined by Sowa are expanded to support the process. The proposed HMC and process are used to produce investigation results. Performance testing using the Sobel edge detection algorithm is used to compare the results with the only Java processor claiming real-time abilities. |
| Druh dokumentu: | text |
| Popis súboru: | application/pdf |
| Jazyk: | unknown |
| Relation: | https://aquila.usm.edu/dissertations/718; https://aquila.usm.edu/context/dissertations/article/1740/viewcontent/John_Huddleston_Heath__December_2012.pdf |
| Dostupnosť: | https://aquila.usm.edu/dissertations/718 https://aquila.usm.edu/context/dissertations/article/1740/viewcontent/John_Huddleston_Heath__December_2012.pdf |
| Prístupové číslo: | edsbas.DAABEE56 |
| Databáza: | BASE |
Nájsť tento článok vo Web of Science | FullText | Text: Availability: 0 CustomLinks: – Url: https://aquila.usm.edu/dissertations/718# Name: EDS - BASE (s4221598) Category: fullText Text: View record from BASE – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Heath%20JH Name: ISI Category: fullText Text: Nájsť tento článok vo Web of Science Icon: https://imagesrvr.epnet.com/ls/20docs.gif MouseOverText: Nájsť tento článok vo Web of Science |
|---|---|
| Header | DbId: edsbas DbLabel: BASE An: edsbas.DAABEE56 RelevancyScore: 774 AccessLevel: 3 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 773.984313964844 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Reification: A Process to Configure Java Realtime Processors – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Heath%2C+John+Huddleston%22">Heath, John Huddleston</searchLink> – Name: TitleSource Label: Source Group: Src Data: Dissertations – Name: Publisher Label: Publisher Information Group: PubInfo Data: The Aquila Digital Community – Name: DatePubCY Label: Publication Year Group: Date Data: 2012 – Name: Subset Label: Collection Group: HoldingsInfo Data: The University of Southern Mississippi: The Aquila Digital Community – Name: Subject Label: Subject Terms Group: Su Data: <searchLink fieldCode="DE" term="%22real-time+systems%22">real-time systems</searchLink><br /><searchLink fieldCode="DE" term="%22WCET%22">WCET</searchLink><br /><searchLink fieldCode="DE" term="%22cache+and+instruction+pipelining%22">cache and instruction pipelining</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+Sciences%22">Computer Sciences</searchLink><br /><searchLink fieldCode="DE" term="%22Physics%22">Physics</searchLink> – Name: Abstract Label: Description Group: Ab Data: Real-time systems require stringent requirements both on the processor and the software application. The primary concern is speed and the predictability of execution times. In all real-time applications the developer must identify and calculate the worst case execution times (WCET) of their software. In almost all cases the processor design complexity impacts the analysis when calculating the WCET. Design features which impact this analysis include cache and instruction pipelining. With both cache and pipelining the time taken for a particular instruction can vary depending on cache and pipeline contents. When calculating the WCET the developer must ignore the speed advantages from these enhancements and use the normal instruction timings. This investigation is about a Java processor targeted to run within an FPGA environment (Java soft chip) supporting Java real-time applications. The investigation focuses on a simple processor design that allows simple analysis of WCET. The processor design has no cache and no instruction pipeline enhancements yet achieves higher performance than existing designs with these enhancements. The investigation centers on a process that translates Java byte codes and folds these translated codes into a modified Harvard Micro Controller (HMC). The modifications include better alignment with the application code and take advantage of the FPGA’s parallel capability. A prototyped ontology is used where the top level categories defined by Sowa are expanded to support the process. The proposed HMC and process are used to produce investigation results. Performance testing using the Sobel edge detection algorithm is used to compare the results with the only Java processor claiming real-time abilities. – Name: TypeDocument Label: Document Type Group: TypDoc Data: text – Name: Format Label: File Description Group: SrcInfo Data: application/pdf – Name: Language Label: Language Group: Lang Data: unknown – Name: NoteTitleSource Label: Relation Group: SrcInfo Data: https://aquila.usm.edu/dissertations/718; https://aquila.usm.edu/context/dissertations/article/1740/viewcontent/John_Huddleston_Heath__December_2012.pdf – Name: URL Label: Availability Group: URL Data: https://aquila.usm.edu/dissertations/718<br />https://aquila.usm.edu/context/dissertations/article/1740/viewcontent/John_Huddleston_Heath__December_2012.pdf – Name: AN Label: Accession Number Group: ID Data: edsbas.DAABEE56 |
| PLink | https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edsbas&AN=edsbas.DAABEE56 |
| RecordInfo | BibRecord: BibEntity: Languages: – Text: unknown Subjects: – SubjectFull: real-time systems Type: general – SubjectFull: WCET Type: general – SubjectFull: cache and instruction pipelining Type: general – SubjectFull: Computer Sciences Type: general – SubjectFull: Physics Type: general Titles: – TitleFull: Reification: A Process to Configure Java Realtime Processors Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Heath, John Huddleston IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 01 Type: published Y: 2012 Identifiers: – Type: issn-locals Value: edsbas Titles: – TitleFull: Dissertations Type: main |
| ResultId | 1 |