VHDL vs. Bluespec System Verilog: A case study on a Java embedded architecture
Saved in:
| Title: | VHDL vs. Bluespec System Verilog: A case study on a Java embedded architecture |
|---|---|
| Authors: | Gruian, Flavius, Westmijze, Mark |
| Publisher Information: | Association for Computing Machinery (ACM) |
| Publication Year: | 2008 |
| Collection: | Lund University Publications (LUP) |
| Subject Terms: | Computer Sciences, Java processor, embedded systems, Bluespec |
| Description: | This paper compares two hardware design flows, based on the classic VHDL on one side and the relatively new Bluespec System Verilog (BSV) on the other side. The comparison is based on a case study of a Java embedded architecture, comprising a Java native processor and a memory management unit. The processor is a micro-programmed, pipelined, Java-optimized processor (JOP), initially written in VHDL, and its BSV re-designed match BLUEJEP. Its memory management unit implements the bytecodes dealing with memory allocation, along with a mark-compact garbage collector. The two design flows are examined from several points of view, including both quantitative and qualitative measures. Based on this design experience, we conclude that the new high-abstraction level languages, such as BSV, offer in comparison to register-transfer (RT) level classic approaches roughly the same trade-offs that C++ offers vs. assembly language in the software world. |
| Document Type: | book part conference object |
| Language: | English |
| Relation: | https://lup.lub.lu.se/record/622816; http://dx.doi.org/10.1145/1363686.1364037; wos:000268392201125; scopus:56749101675 |
| DOI: | 10.1145/1363686.1364037 |
| Availability: | https://lup.lub.lu.se/record/622816 https://doi.org/10.1145/1363686.1364037 |
| Accession Number: | edsbas.557845EC |
| Database: | BASE |
Nájsť tento článok vo Web of Science Be the first to leave a comment!