Zobraziť v EDS

Parallel architecture for high-speed Lempel-Ziv data coding/decoding.

Uložené v:
Podrobná bibliografia
Názov: Parallel architecture for high-speed Lempel-Ziv data coding/decoding.
Autori: Fujioka, Toyota1, Aso, Hirotomo2
Zdroj: Systems & Computers in Japan. 7/1/1998, Vol. 29 Issue 8, p28-37. 10p.
Predmety: Data transmission systems, Data compression, Algorithms, Coding theory, Very large scale circuit integration
Abstrakt: Along with progress in computers and network techniques, it is necessary to ensure that the transmission and storage of quantities of information be made more efficient. To solve this problem, many data compression techniques have been developed and applied in various fields. A speed-up of data processing is required in various systems that handle large quantities of information. However, it will be difficult to satisfy the requirement to speed up data compression by software or in a single CPU. Thus, it is desirable to create high-speed data compression/decompression hardware using VLSI/ULSI techniques. In this paper, the parallel architecture PAHL-C is proposed to implement an LZ77 coding algorithm, one of the most effective coding algorithms for various kinds of information. PAHL-C is designed to accelerate data compression. It improves the throughput of data compression by reducing redundancy in the search for the longest matching string of symbols, a task that requires most computation time in LZ77 coding. PAHL-C is designed in logic circuitry by using the PARTHENON high-level synthesis system and its performance is evaluated. We find that the throughput is about 20 or 25 MByte/s. Furthermore, the PAHL-D LZ77 decoding parallel architecture is proposed and its performance is evaluated. It is shown that PAHL-C and PAHL-D can be integrated into a PAHL system effectively. © 1998 Scripta Technica, Syst Comp Jpn, 29(8): 28–37, 1998 [ABSTRACT FROM AUTHOR]
Databáza: Supplemental Index
FullText Text:
  Availability: 0
CustomLinks:
  – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Fujioka%20T
    Name: ISI
    Category: fullText
    Text: Nájsť tento článok vo Web of Science
    Icon: https://imagesrvr.epnet.com/ls/20docs.gif
    MouseOverText: Nájsť tento článok vo Web of Science
Header DbId: edo
DbLabel: Supplemental Index
An: 13380048
RelevancyScore: 819
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 818.93701171875
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Parallel architecture for high-speed Lempel-Ziv data coding/decoding.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Fujioka%2C+Toyota%22">Fujioka, Toyota</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Aso%2C+Hirotomo%22">Aso, Hirotomo</searchLink><relatesTo>2</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Systems+%26+Computers+in+Japan%22">Systems & Computers in Japan</searchLink>. 7/1/1998, Vol. 29 Issue 8, p28-37. 10p.
– Name: Subject
  Label: Subject Terms
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Data+transmission+systems%22">Data transmission systems</searchLink><br /><searchLink fieldCode="DE" term="%22Data+compression%22">Data compression</searchLink><br /><searchLink fieldCode="DE" term="%22Algorithms%22">Algorithms</searchLink><br /><searchLink fieldCode="DE" term="%22Coding+theory%22">Coding theory</searchLink><br /><searchLink fieldCode="DE" term="%22Very+large+scale+circuit+integration%22">Very large scale circuit integration</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Along with progress in computers and network techniques, it is necessary to ensure that the transmission and storage of quantities of information be made more efficient. To solve this problem, many data compression techniques have been developed and applied in various fields. A speed-up of data processing is required in various systems that handle large quantities of information. However, it will be difficult to satisfy the requirement to speed up data compression by software or in a single CPU. Thus, it is desirable to create high-speed data compression/decompression hardware using VLSI/ULSI techniques. In this paper, the parallel architecture PAHL-C is proposed to implement an LZ77 coding algorithm, one of the most effective coding algorithms for various kinds of information. PAHL-C is designed to accelerate data compression. It improves the throughput of data compression by reducing redundancy in the search for the longest matching string of symbols, a task that requires most computation time in LZ77 coding. PAHL-C is designed in logic circuitry by using the PARTHENON high-level synthesis system and its performance is evaluated. We find that the throughput is about 20 or 25 MByte/s. Furthermore, the PAHL-D LZ77 decoding parallel architecture is proposed and its performance is evaluated. It is shown that PAHL-C and PAHL-D can be integrated into a PAHL system effectively. © 1998 Scripta Technica, Syst Comp Jpn, 29(8): 28–37, 1998 [ABSTRACT FROM AUTHOR]
PLink https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edo&AN=13380048
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1002/(SICI)1520-684X(199807)29:8<28::AID-SCJ4>3.0.CO;2-M
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 10
        StartPage: 28
    Subjects:
      – SubjectFull: Data transmission systems
        Type: general
      – SubjectFull: Data compression
        Type: general
      – SubjectFull: Algorithms
        Type: general
      – SubjectFull: Coding theory
        Type: general
      – SubjectFull: Very large scale circuit integration
        Type: general
    Titles:
      – TitleFull: Parallel architecture for high-speed Lempel-Ziv data coding/decoding.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Fujioka, Toyota
      – PersonEntity:
          Name:
            NameFull: Aso, Hirotomo
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 07
              Text: 7/1/1998
              Type: published
              Y: 1998
          Identifiers:
            – Type: issn-print
              Value: 08821666
          Numbering:
            – Type: volume
              Value: 29
            – Type: issue
              Value: 8
          Titles:
            – TitleFull: Systems & Computers in Japan
              Type: main
ResultId 1