Stability Enhancement of DC Microgrids Under CPLs Using Secretary Bird Optimization Algorithm‐Tuned Backstepping‐GITSM Control: Design, Simulation, and Experimental Approach.

Saved in:
Bibliographic Details
Title: Stability Enhancement of DC Microgrids Under CPLs Using Secretary Bird Optimization Algorithm‐Tuned Backstepping‐GITSM Control: Design, Simulation, and Experimental Approach.
Authors: Islam, Md Saiful, Bushra, Israt Jahan, Roy, Tushar Kanti, Chowdhury, Jim Mortaej
Source: IET Power Electronics (Wiley-Blackwell); Jan2025, Vol. 18 Issue 1, p1-27, 27p
Subject Terms: MICROGRIDS, DYNAMIC stability, SIMULATION methods & models, ELECTRICAL load, BACKSTEPPING control method, OPTIMIZATION algorithms, SLIDING mode control, MATHEMATICAL optimization
Abstract: DC microgrids (DCMGs) play a pivotal role in integrating renewable energy sources into modern power systems. However, constant power loads (CPLs), such as motor drives and electronic devices, introduce negative incremental impedance (NII), posing serious stability challenges. This research addresses the destabilizing effects of CPLs in DC‐DC boost converters (DBCs) by proposing a robust composite control strategy that enhances system stability and dynamic performance. The control framework integrates global integral terminal sliding mode control (GITSMC) with the backstepping method, while the secretary bird optimization algorithm (SBOA) is employed to eliminate manual tuning and ensure precise regulation of DC‐bus voltage. A virtual capacitor is introduced to mitigate the low‐inertia effect, and exact feedback linearization transforms the nonlinear DBC model into Brunovsky's canonical form, effectively addressing both NII and non‐minimum phase behavior. An exponential reaching law further reduces chattering and ensures fast convergence, while Lyapunov theory confirms global stability. Simulation results demonstrate 52.15% faster settling time, 83.63% lower overshoot, and 86.87% reduced undershoot. Compared with BS‐SMC, SOSMC, and conventional SMC, the proposed controller achieves up to 81.74% improvement in settling time and up to 95% reduction in overshoot and undershoot. Experimental results further validate the controller's superior transient response and robustness, making it well‐suited for CPL‐dominated DCMGs. [ABSTRACT FROM AUTHOR]
Copyright of IET Power Electronics (Wiley-Blackwell) is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Complementary Index
Description
Abstract:DC microgrids (DCMGs) play a pivotal role in integrating renewable energy sources into modern power systems. However, constant power loads (CPLs), such as motor drives and electronic devices, introduce negative incremental impedance (NII), posing serious stability challenges. This research addresses the destabilizing effects of CPLs in DC‐DC boost converters (DBCs) by proposing a robust composite control strategy that enhances system stability and dynamic performance. The control framework integrates global integral terminal sliding mode control (GITSMC) with the backstepping method, while the secretary bird optimization algorithm (SBOA) is employed to eliminate manual tuning and ensure precise regulation of DC‐bus voltage. A virtual capacitor is introduced to mitigate the low‐inertia effect, and exact feedback linearization transforms the nonlinear DBC model into Brunovsky's canonical form, effectively addressing both NII and non‐minimum phase behavior. An exponential reaching law further reduces chattering and ensures fast convergence, while Lyapunov theory confirms global stability. Simulation results demonstrate 52.15% faster settling time, 83.63% lower overshoot, and 86.87% reduced undershoot. Compared with BS‐SMC, SOSMC, and conventional SMC, the proposed controller achieves up to 81.74% improvement in settling time and up to 95% reduction in overshoot and undershoot. Experimental results further validate the controller's superior transient response and robustness, making it well‐suited for CPL‐dominated DCMGs. [ABSTRACT FROM AUTHOR]
ISSN:17554535
DOI:10.1049/pel2.70118