Efficient spiking convolutional neural networks accelerator with multi-structure compatibility.
Saved in:
| Title: | Efficient spiking convolutional neural networks accelerator with multi-structure compatibility. |
|---|---|
| Authors: | Wu, Jiadong, Lu, Lun, Wang, Yinan, Li, Zhiwei, Chen, Changlin, Li, Qingjiang, Chen, Kairang |
| Source: | Frontiers in Neuroscience; 2025, p1-19, 19p |
| Subject Terms: | ARTIFICIAL neural networks, FIELD programmable gate arrays, PARALLEL programming, OBJECT recognition (Computer vision), ENERGY consumption, COMPUTER architecture, DEEP learning |
| Abstract: | Spiking Neural Networks (SNNs) possess excellent computational energy efficiency and biological credibility. Among them, Spiking Convolutional Neural Networks (SCNNs) have significantly improved performance, demonstrating promising applications in low-power and brain-like computing. To achieve hardware acceleration for SCNNs, we propose an efficient FPGA accelerator architecture with multi-structure compatibility. This architecture supports both traditional convolutional and residual topologies, and can be adapted to diverse requirements from small networks to complex networks. This architecture uses a clock-driven scheme to perform convolution and neuron updates based on the spike-encoded image at each timestep. Through hierarchical pipelining and channel parallelization strategies, the computation speed of SCNNs is increased. To address the issue of current accelerators only supporting simple network, this architecture combines configuration and scheduling methods, including grouped reuse computation and line-by-line multi-timestep computation to accelerate deep networks with lots of channels and large feature map sizes. Based on the proposed accelerator architecture, we evaluated two scales of networks, named small-scale LeNet and deep residual SCNN, for object detection. Experiments show that the proposed accelerator achieves a maximum recognition speed of 1, 605 frames/s at a 100 MHz clock for the LeNet network, consuming only 0.65 mJ per image. Furthermore, the accelerator, combined with the proposed configuration and scheduling methods, achieves acceleration for each residual module in the deep residual SCNN, reaching a processing speed of 2.59 times that of the CPU with a power consumption of only 16.77% of the CPU. This demonstrates that the proposed accelerator architecture can achieve higher energy efficiency, compatibility, and wider applicability. [ABSTRACT FROM AUTHOR] |
| Copyright of Frontiers in Neuroscience is the property of Frontiers Media S.A. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Complementary Index |
Full Text 
Full Text Finder 
Nájsť tento článok vo Web of Science Be the first to leave a comment!